Menendez MN, Lutenberg A, Alvarez N, Larosa F, Ghignone R. FPGA implementation of a critical railway interlocking system . IEEE LAT AM T [Internet]. 2020 Mar. 21 [cited 2024 Aug. 25];18(2):288-94. Available from: https://latamt.ieeer9.org/index.php/transactions/article/view/2947