M. N. Menendez, A. Lutenberg, N. Alvarez, F. Larosa, and R. Ghignone, “FPGA implementation of a critical railway interlocking system ”, IEEE LAT AM T, vol. 18, no. 2, pp. 288–294, Mar. 2020.