Equihua, C., Anides, E., García, J. L., Vázquez, E., Sánchez, G., Avalos, J.-G., & Sánchez, G. (2021). A low-cost and highly compact FPGA-based encryption/decryption architecture for AES algorithm . IEEE Latin America Transactions, 19(9), 1443–1450. Retrieved from https://latamt.ieeer9.org/index.php/transactions/article/view/4611