

A High Step-up Dual-switch Luo Non-isolated DC-DC Converter with Fault-tolerant Capability for Critical Load Applications

Krishna Velmajala , and Srinivasa Rao Sandepudi , *Senior Member, IEEE*

Abstract—This article presents a high step-up dual-switch Luo non-isolated DC-DC converter designed for critical load applications, which ensures fault-tolerant capability. The proposed converter offers several advantages, including increased voltage gains with a reduced duty cycle, common grounding between the source and load, a lower component count, and decreased voltage and current stress. In addition, it has reconfiguration capability and reduces the power handling demands on devices, thus enhancing overall converter efficiency. The performance characteristics of the proposed converter are analyzed in continuous current mode (CCM), with a detailed discussion of its features. Experimental results validate the effectiveness and feasibility of the proposed converter at an output power of 400 W.

Link to graphical and video abstracts, and to code:
<https://latamt.ieeer9.org/index.php/transactions/article/view/9718>

Index Terms—Common grounding, critical loads, high voltage gain, reduced voltage stress, reconfiguration capability.

I. INTRODUCTION

MODERN critical loads such as aerospace, biomedical applications, telecommunication, data-centers, and electric vehicles demand reliable and efficient high voltage gain DC-DC converters. Even conventional boost converters provide high voltage gain at higher duty cycles, but suffer various drawbacks, including a reverse recovery time of the diodes, increased conduction losses, and increased voltage stress, which limits their applicability in critical loads. Many converter topologies are reported in the literature with the goal of maintaining a lower duty cycle for adequate higher voltage gain. A modified SEPIC converter explored in [1], allows a high voltage gain over a traditional boost converter. In [2], a topology is introduced with a voltage gain of $(5+D)/(1-D)$, where "D" represents the duty cycle. Both converters in [1] and [2] encounter similar issues such as pulsating input current, requiring a high-duty cycle for high voltage gain, and not being able to offer common grounding. In [3] and [4], quadratic boost converters are explored where these converters produce high voltage gain for a duty ratio exceeding 70%, operating at high duty cycles, resulting in core saturation. In [5], a passive switched-inductor and capacitor network

is examined, utilizing more components without providing a common ground, resulting in a discontinuous input current. To overcome this drawback, converters with higher voltage gain at lower duty cycles are explored in the literature. In [6]-[9], it explores the quasi-Z-source (QZS) and Z-source (ZS) networks integrated along with switched capacitors, switched inductors, and voltage boosting techniques, which are used to increase the voltage gain. The converters in [6] and [8] exhibit a lower voltage gain while incurring high voltage stress on the converter components. The converter configurations proposed in [7] and [9] achieve a higher voltage gain at the expense of an increase in component count. In addition, a dual switch-based configuration with switching capacitors and a booster network is explored to improve voltage gain in [10]-[14]. However, this converter suffers from several issues such as pulsating input currents, high voltage stress, a large number of components count, and common grounding.

In the past decade, significant attention has been focused toward the development of fault-tolerant configurations to improve the reliability of converters. The integration of fault-tolerant and diagnostic techniques is explored to improve the reliability of the converter in [15]-[17]. However, enhancing reliability often inadvertently increases the cost of the converter due to redundant components. Reliability challenges in converters arise predominantly due to the failure of passive components and switches [18]. Maintaining a balance between cost reduction, efficiency optimization, and reliability enhancement remains a challenge. In converter malfunction scenarios, especially critical loads applications need fault-tolerant capability [19] for converters. As a result, DC-DC converters designed for these applications are incorporated with fault-tolerance to ensure the provision of partial or full power to the load [20]. Various fault-tolerant DC-DC converters are explored in [21]-[31], but these converters typically exhibit low voltage gain, lower efficiency, and increased voltage stress in the normal and fault operation of the converter.

To overcome these issues, a high step-up dual-switch Luo DC-DC converter is designed and developed for critical load applications to achieve higher voltage gain at a lower duty cycle, low component count, minimized voltage and current stress, reconfiguration capability, common ground, and reduced electromagnetic interference (EMI). The main drawback of the proposed converter topology is that an equal amount of current flow through the switch and diode during fault operation leads to increased conduction losses, reducing overall efficiency.

The associate editor coordinating the review of this manuscript and approving it for publication was Julio C. Rosas-Caro (*Corresponding author: Krishna Velmajala*).

Krishna Velmajala, and S. R. Sandepudi are with the Department of Electrical Engineering at National Institute of Technology, Warangal, India (e-mails: vk21eerer10@student.nitw.ac.in, and ssr@nitw.ac.in).

II. OPERATIONAL PRINCIPLE AND PERFORMANCE CHARACTERISTICS

A. Operational Principle

The proposed high step-up dual-switch Luo non-isolated DC-DC converter with fault-tolerant capability is shown in Fig. 1. This consists of 1-inductor (L), 2-MOSFETs (S_{w1-2}), 5-capacitors (C_{1-5}), and 6-diodes (D_{1-6}). The arrangement of components in such a way that it provides higher voltage gain with reduced duty cycle, while minimizing voltage stress and ensuring a common ground. To examine the performance of the converter in continuous conduction mode (CCM), it is assumed that all components are ideal.




Fig. 1. Proposed converter with fault-tolerant capability.




Fig. 2. Current flow during mode-1 operation.

1) *Mode 1* $\{0-DT_S\}$: In this mode, S_{w1} , S_{w2} , D_1 and D_5 are in conduction, and D_2 , D_3 , D_4 and D_6 are OFF as shown in Fig. 2. The source voltage (V_{in}) charges L , C_1 , C_2 , and C_3 . The C_2 and C_5 charge C_3 , while C_4 and C_5 discharge through load. The voltage equations are obtained by applying Kirchhoff's law and are as follows:

$$\begin{cases} (V_L = V_{in} + V_{C2} = V_{C1}) \\ (V_{C1} + V_{C3} = V_{C2} + V_{C5}), (V_o = V_{C4} + V_{C5}) \end{cases} \quad (1)$$

2) *Mode 2* $\{DT_S-T_S\}$: In this mode, S_{w1} , S_{w2} , D_1 and D_5 are OFF and D_2 , D_3 , D_4 and D_6 are in conduction, as shown in Fig. 3. The voltage V_{in} , L , and C_1 discharge through C_5 and C_2 . The C_4 discharge through C_3 . Fig. 4 shows the typical operating waveforms of proposed converter. The voltage equations are obtained by applying Kirchhoff's law and are as follows:




Fig. 3. Current flow during mode-2 operation.




Fig. 4. Typical waveforms of proposed converter (a) V_{GS} , (b) V_L , (c) I_L , (d) V_{C1-5} , (e) V_{SW} , (f) $V_{D1,5}$, (g) $V_{D2,3}$, (h) $V_{D4,6}$.

$$\begin{cases} (V_L = V_{in} - V_{C2}), (V_{C1} + V_{C2} = V_{C5}) \\ (V_{C3} = V_{C4}), (V_o = V_{C4} + V_{C5}) \end{cases} \quad (2)$$

B. Voltage Gain Conversion Ratio

Apply the voltage-sec balance across the inductor.

$$\int_0^{DT_S} (V_L) = - \int_{DT_S}^{T_S} (V_L) \quad (3)$$

From eq. (1) and eq. (2). we get

$$\begin{cases} V_{C1} = \left(\frac{2(1-D)V_{in}}{(1-2D)} \right), & V_{C2} = \left(\frac{V_{in}}{(1-2D)} \right) \\ V_{C3} = V_{C4} = \left(\frac{2V_{in}}{(1-2D)} \right) & \text{and } V_{C5} = \left(\frac{(3-2D)V_{in}}{(1-2D)} \right) \end{cases} \quad (4)$$

The voltage gain of the converter is expressed as follows.

$$M_{CCM} = \left(\frac{V_o}{V_{in}} \right) = \left(\frac{5-2D}{1-2D} \right) \quad (5)$$

C. Inductor Current

Consider that the converter is ideal.

$$V_o I_o = V_{in} I_{in} \quad (6)$$

During normal operation, the current through the inductor can be described as follows.

$$I_L = \left(\frac{4I_o}{1-2D} \right) \quad (7)$$

The current flowing through an inductor can be described using eq (1):

$$L * \frac{di}{dt} = (V_{in} + V_{C2}) \quad (8)$$

The peak-to-peak ripple in the inductor current can be calculated using the following equation:

$$\Delta I_L = \left(\frac{V_{in} + V_{C2}}{L} \right) DT_S \quad (9)$$

D. Calculation of Inductance

To calculate the required inductance value, rewrite the above eq. (9) for L, as follows:

$$L = \left(\frac{V_{in} + V_{C2}}{\Delta I_L} \right) DT_S \quad (10)$$

The peak-to-peak current can be expressed in relation to the average current of the inductor.

$$\Delta I_L = x\% \text{ of } I_L \quad (11)$$

where x represents the allowed percentage of ripple.

It is possible to calculate the value of inductance as follows.

$$L = \left(\frac{V_{in} (1-D)^2 D}{x\% 2I_o F_s (1-2D)} \right) \quad (12)$$

Where F_s = switching frequency.

E. Voltage Stress of Components

Voltage stress occurs when active devices are reverse biased or turned off. Consequently, it is necessary to calculate the voltage stress in all of these devices.

In mode-1 operation, D_2 , D_3 , D_4 , and D_6 are OFF as shown in Fig. 2. The voltage across $V_{D2} = V_{D3} = V_{C2}$, $V_{D4} = V_{C3}$ and $V_{D6} = V_{C4}$. In mode-2 operation, S_{w1} , S_{w2} , D_1 , and D_5 are OFF as shown in Fig. 3. The voltage across $V_{S_{w1}} = V_{S_{w2}} = V_{C2}$, $V_{D1} = V_{C1} + V_{C2} - V_{in}$ and $V_{D5} = V_{C3}$. Table I shows the voltage stress across the devices.

TABLE I
NORMAL OPERATION VOLTAGE STRESS

Device	Voltage stress	Device	Voltage stress
$S_{w1,2}$	$\left(\frac{V_o}{5-2D} \right)$	D_1, D_4	$\left(\frac{2V_o}{5-2D} \right)$
D_2, D_3	$\left(\frac{V_o}{5-2D} \right)$	D_5, D_6	$\left(\frac{2V_o}{5-2D} \right)$

F. Current Stress of Components

The RMS current stress of semiconductor devices is as follows.

$$\begin{cases} I_{sw1} = I_{sw2} = \frac{2I_o}{(1-2D)\sqrt{D}}, \\ I_{D1} = \frac{(1+D)I_o}{\sqrt{D}}, I_{D5} = \frac{I_o}{\sqrt{D}}, \\ I_{D2} = I_{D3} = \frac{2I_o}{(1-2D)\sqrt{(1-D)}}, \\ I_{D4} = I_{D6} = \frac{I_o}{\sqrt{(1-D)}} \end{cases} \quad (13)$$

III. FAULT REDUNDANCY AND VOLTAGE CONVERSION GAIN

The proposed converter can be reconfigured during faults without additional components to provide redundancy by using one switch at a time, while also allowing for voltage gain conversion, as explained in detail below.

A. Fault Redundancy

The following is a comprehensive discussion of converter fault-tolerant operation in various potential scenarios.

Case-1: When S_{w2} is open circuit:

In this case, the converter functions in two modes within one switching cycle.




Fig. 5. Current flow (S_{w2} fails) during mode-1 operation.




Fig. 6. Current flow (S_{w2} fails) during mode-2 operation.

1) *Mode 1* $\{0-DT_S\}$: In mode-1, S_{w1} , D_1 , D_3 , and D_5 are in conduction, while D_2 , D_4 and D_6 are OFF. The current flow in mode-1 operation while S_{w2} fails is shown in Fig. 5. The voltage V_{in} energizes C_1 and L and C_5 charge C_3 . While C_5 and C_4 discharge to the load simultaneously. The voltage equations are derived by applying Kirchhoff's law and are as follows:

$$\begin{cases} (V_L = V_{in} = V_{C1}) \\ (V_{C4} = V_{C1} + V_{C3}), (V_o = V_{C4} + V_{C5}) \end{cases} \quad (14)$$

2) *Mode 2* $\{DT_S-T_S\}$: In this mode, S_{w1} , D_2 and D_5 are OFF and D_4 and D_6 are in conduction. The current flow in mode-2 operation while S_{w2} fails is shown in Fig. 6. L and C_1 discharge through the voltage V_{in} and C_5 , while C_3 discharge through C_4 . The voltage equations are derived by applying Kirchhoff's law and are as follows:

$$\begin{cases} (V_L = V_{in} + V_{C1} - V_{C5}) \\ (V_{C3} = V_{C4}), (V_o = V_{C4} + V_{C5}) \end{cases} \quad (15)$$




Fig. 7. Current flow (S_{w1} fails) during mode-1 operation.




Fig. 8. Current flow (S_{w1} fails) during mode-2 operation.

Case-2: When S_{w1} is open circuit:

Similarly to case-1, the converter functions in two modes. The current flow when S_{w1} fails is shown in Fig. 7 and Fig. 8. Based on Fig. 7 and Fig. 8, it is observed that the voltage equations are closely related to those of case-1 with a few changes in terms of active component.

B. Voltage Conversion Gain

Case-1: When S_{w2} is open circuit:

By applying volt-sec balance across inductor.

$$\int_0^{DT_S} (V_L) = - \int_{DT_S}^{T_S} (V_L) \quad (16)$$

Table II summarizes the voltage stress of the capacitors in terms of input voltage and duty cycle when S_{w2} is open circuit. The voltage gain of converter when S_{w2} fault operation is given as.

$$M_{CCM} = \left(\frac{V_o}{V_{in}} \right) = \left(\frac{3-D}{1-D} \right) \quad (17)$$

Case-2: When S_{w1} is open circuit:

By applying volt-sec balance across inductor.

$$\int_0^{DT_S} (V_L) = - \int_{DT_S}^{T_S} (V_L) \quad (18)$$

TABLE II
FAULT OPERATION CAPACITOR VOLTAGES

Faulty Switch	S_{w2}	S_{w1}
Devices	Voltage Gain	Voltage Gain
V_{C1}	V_{in}	V_{in}
V_{C3}, V_{C4}	$\left(\frac{V_{in}}{1-D} \right)$	$\left(\frac{V_{in}}{1-D} \right)$
V_{C5}	$\left(\frac{(2-D)V_{in}}{1-D} \right)$	$\left(\frac{(2-D)V_{in}}{1-D} \right)$

Table II summarizes the voltage stress of the capacitors in terms of the input voltage and duty cycle when S_{w1} is open circuit.

The voltage gain of the converter when S_{w1} fault operation is given as

$$M_{CCM} = \left(\frac{V_o}{V_{in}} \right) = \left(\frac{3-D}{1-D} \right) \quad (19)$$

TABLE III
FAULT OPERATION VOLTAGE STRESS

Faulty Switch	S_{w2}	S_{w1}
Devices	Voltage Stress	Voltage Stress
Switch	$\left(\frac{V_o}{3-D} \right)$	$\left(\frac{V_o}{3-D} \right)$
Diodes	$\left(\frac{V_o}{3-D} \right)$	$\left(\frac{V_o}{3-D} \right)$

C. Voltage Stress Calculations

Voltage stress occurs when active devices are reverse biased or turned OFF. Table III lists the voltage stress of diodes and switches with S_{w2} or S_{w1} is under open circuit fault.

IV. MODELING OF PROPOSED CONVERTER

Pulse Width Modulation (PWM) converters are classified as non-linear time-invariant circuits, which makes dynamic and stability analysis challenging. To address this issue, a small-signal state-space averaging modeling approach is used to linearize the converters. The state space representation of a PWM converter can be formulated using state variables, control inputs, and output variables.

$$\dot{x} = Ax + Bu \quad (20)$$

$$y = Cx \quad (21)$$

It is essential to recognize that all energy storage components, including (L, C₁, C₂, C₃, C₄ and C₅), are assumed as state variables. The state equation of the converter over a one-switching period is as follows.

$$\begin{pmatrix} \hat{I}_{L1} \\ \hat{V}_{C1} \\ \hat{V}_{C2} \\ \hat{V}_{C3} \\ \hat{V}_{C4} \\ \hat{V}_{C5} \end{pmatrix} = \begin{pmatrix} 0 & 0 & 0 & \left(\frac{2D-1}{L}\right) & 0 & 0 \\ -\left(\frac{1}{C_1}\right) & 0 & 0 & 0 & 0 & 0 \\ -\left(\frac{2D-1}{C_2}\right) & 0 & 0 & 0 & 0 & 0 \\ \left(\frac{D}{C_3}\right) & 0 & 0 & 0 & 0 & -\left(\frac{1-D}{R_o C_3}\right) \\ 0 & 0 & 0 & 0 & 0 & -\left(\frac{1}{R_o C_4}\right) \\ -\left(\frac{2D-1}{C_5}\right) & 0 & 0 & 0 & 0 & -\left(\frac{2D-1}{R_o C_5}\right) \end{pmatrix} \begin{pmatrix} \hat{I}_L \\ \hat{V}_{C1} \\ \hat{V}_{C2} \\ \hat{V}_{C3} \\ \hat{V}_{C4} \\ \hat{V}_{C5} \end{pmatrix} + \begin{pmatrix} I_L \left(-\frac{2}{C_2} + \frac{1}{C_3} - \frac{2}{C_5}\right) \\ 0 \\ V_{C2} \left(\frac{2}{L}\right) \\ 0 \\ 0 \\ V_{C5} \left(\frac{1}{R_o C_3} + \frac{2}{R_o C_5}\right) \end{pmatrix} \hat{d} \quad (22)$$

$$(V_o) = (0 \ 0 \ 0 \ 0 \ 1 \ 1) \begin{pmatrix} \hat{I}_L \\ \hat{V}_{C1} \\ \hat{V}_{C2} \\ \hat{V}_{C3} \\ \hat{V}_{C4} \\ \hat{V}_{C5} \end{pmatrix} + (0) (\hat{d}) \quad (23)$$

Every element indicated by (\wedge) represents a small ac variation.

The open-loop transfer function of the proposed converter is as follows.

$$\frac{V_o}{d(s)} = \frac{16312(s - 1.22e^5)(s - 219.5)(s - 25)}{s(s + 1600)(s - 1600)(s - 8)} \quad (24)$$

To assess dynamic performance, a small-signal frequency analysis is performed. Fig. 9 shows the open-loop frequency response transfer function. Fig. 10 shows the closed-loop control system of the converter, which integrates both a PID controller and a fault detection unit. This configuration enables dynamic adjustment of the output voltage to maintain optimal performance under varying operating conditions. To design the PID controller, the Ziegler-Nichols tuning method was used. This approach involved determining the ultimate gain K_u and the ultimate period P_u by analyzing the system stable oscillatory response. Using these values, the proportional,




Fig. 9. Proposed converter open loop frequency response.




Fig. 10. Closed-loop Control strategy of proposed converter.

integral and derivative gains were calculated in accordance with the standard Ziegler-Nichols formulas. The resulting PID parameters ensure effective regulation of the output voltage, delivering consistent system performance while accommodating fluctuations in operational demands.

The fault detection unit plays a critical role in ensuring the reliability and functionality of the system by continuously monitoring switch voltages to detect anomalies or irregularities. By analyzing these voltages, the unit can quickly identify faults, such as deviations from expected voltage levels that may indicate issues with one or more switches in the converter. Upon detecting a fault, it provides a notification for corrective action. The identified fault can then be addressed during scheduled maintenance, allowing replacement or repair of the defective switch.

During normal operation of switch S_{w1} , the system exhibits a specific voltage condition where the RMS values of the switch voltages remain the same. However, an open circuit in S_{w1} interrupts the current flow, causing this distinctive switch voltage pattern. Identifying this anomaly, the fault detection unit efficiently recognizes the fault in S_{w1} . This detection allows for timely maintenance actions, such as replacement or repair, ensuring the reliability and functionality of the converter.

TABLE IV
COMPARISON OF HIGH GAIN DC-DC CONVERTERS

Topology	L/C/D/S/TC	Common Grounding	Voltage Gain (M)	Max. Normalized Switch Stress	Max. Normalized Diode Stress	Max. Normalized Capacitor Stress	Max. Normalized Inductor Current Stress	Max. Normalized Switch Current Stress
[13]	1/3/4/2/10	No	$\left(\frac{3-D}{1-2D}\right)$	$\left(\frac{1}{3-2D}\right)$	$\left(\frac{2}{3-2D}\right)$	1	$\left(\frac{3}{1-2D}\right)$	$\left(\frac{1}{\sqrt{D}(1-2D)}\right)$
[14]	1/5/6/2/14	Yes	$\left(\frac{4}{1-2D}\right)$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\left(\frac{4}{1-2D}\right)$	$\left(\frac{2}{\sqrt{D}(1-2D)}\right)$
[6]	2/4/3/1/10	Yes	$\left(\frac{2-D}{1-2D}\right)$	$\left(\frac{1}{2-D}\right)$	$\left(\frac{1}{2-D}\right)$	$\left(\frac{1}{2-D}\right)$	$\left(\frac{2-D}{1-2D}\right)$	$\left(\frac{1+D}{\sqrt{D}(1-2D)}\right)$
[10]	1/4/5/2/12	Yes	$\left(\frac{3}{1-2D}\right)$	$\frac{1}{3}$	$\frac{1}{3}$	$\frac{2}{3}$	$\left(\frac{3}{1-2D}\right)$	$\left(\frac{2}{\sqrt{D}(1-2D)}\right)$
[7]	3/5/4/2/14	No	$\left(\frac{3-3D-2D^2}{(1-D)(1-2D)}\right)$	$\left(\frac{1-D}{3-3D-2D^2}\right)$	$\left(\frac{2-D}{3-3D-2D^2}\right)$	$\left(\frac{2-4D^2}{3-3D-2D^2}\right)$	$\left(\frac{2}{1-2D}\right)$	$\left(\frac{1+2D}{\sqrt{D}(1-2D)}\right)$
[11]	1/3/4/2/10	Yes	$\left(\frac{3-2D}{1-2D}\right)$	$\left(\frac{1}{3-2D}\right)$	1	1	$\left(\frac{2}{1-2D}\right)$	$\left(\frac{2}{\sqrt{D}(1-2D)}\right)$
[8]	3/7/5/1/16	No	$\left(\frac{2+D}{1-2D}\right)$	$\left(\frac{1}{2+D}\right)$	$\left(\frac{1}{2+D}\right)$	1	$\left(\frac{2+D}{1-2D}\right)$	$\left(\frac{2+D}{\sqrt{D}(1-2D)}\right)$
[12]	1/4/5/2/12	Yes	$\left(\frac{3}{1-2D}\right)$	$\left(\frac{1}{3}\right)$	$\left(\frac{2}{3}\right)$	1	$\left(\frac{3}{1-2D}\right)$	$\left(\frac{1+D}{\sqrt{D}(1-2D)}\right)$
[9]	3/6/4/1/14	No	$\left(\frac{3-2D}{1-2D}\right)$	$\left(\frac{1}{3-2D}\right)$	$\left(\frac{1}{3-2D}\right)$	1	$\left(\frac{2}{1-2D}\right)$	$\left(\frac{2}{\sqrt{D}(1-2D)}\right)$
Proposed	1/5/6/2/14	Yes	$\left(\frac{5-2D}{1-2D}\right)$	$\left(\frac{1}{5-2D}\right)$	$\left(\frac{2}{5-2D}\right)$	$\left(\frac{3-2D}{5-2D}\right)$	$\left(\frac{4}{1-2D}\right)$	$\left(\frac{2}{\sqrt{D}(1-2D)}\right)$

TABLE V
COMPARISON OF DC-DC CONVERTERS WITH FAULT-TOLERANT OPERATION

Parameters	References	[22]	[23]	[24]	[25]	[26]	[27]	[28]	[29]	[30]	Proposed
						N=2	N=2			N=3	
No. of elements		10	22	6	13	13	8	10	10	18	14
Reconfiguration capability		Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Redundancy replacement		No	Converter	Leg	Element	No	No	No	No	No	No
Voltage gain	Pre-fault	$\frac{1}{1-D}$	$\left(\frac{1}{1-2D}\right)^2$	$\frac{1}{1-D}$	$\frac{2}{1-D}$	$(N+1)$	$\frac{1+D}{1-D}$	$\frac{2}{1-D}$	$\frac{3-D}{1-D}$	$\frac{3}{1-D}$	$\frac{5-2D}{1-2D}$
	Post-fault	$\frac{1}{1-D}$	$\frac{1}{1-2D}$	$\frac{D}{1-D}$	$\frac{1}{1-D}$	(N)	$\frac{1}{1-D}$	$\frac{1}{1-D}$	$\frac{2-D}{1-D}$	$\frac{2}{1-D}$	$\frac{3-D}{1-2D}$
Voltage stress	Pre-fault	1	0.5,1	1	0.5	0.5	$\frac{1}{1+D}$	0.5	$\frac{1}{3-D}$	$\frac{1}{3}$	$\frac{1}{5-2D}$
	Post-fault	1	1	1	1	1	1	$1, \frac{1}{2-D}$	$\frac{1}{2-D}$	$\frac{1}{2}$	$\frac{1}{3-D}$
Common grounding		Yes	Yes	No	No	Yes	No	No	Yes	Yes	Yes




Fig. 11. Comparison of (a). Voltage gain (b). Maximum voltage stress across switches (c). Maximum voltage stress across diodes (d). Voltage gain per number of elements.

V. COMPARATIVE ANALYSIS

The performance of the proposed converter is compared with that of other high-gain converters reported in the literature, as shown in Table IV. This analysis includes important

performance metrics such as component count, voltage gain in Continuous Conduction Mode (CCM), voltage stress on power devices, and whether there is a common ground. In Table IV, graphical representations of voltage gains versus duty cycle, maximum normalized switch voltage stress versus

duty cycle, maximum normalized diode voltage stress versus duty cycle, and voltage gain per number of components versus duty cycle are shown in Fig. 11. These graphs highlight the performance characteristics of the proposed high DC-DC converter. Furthermore, the performance of the proposed converter is compared with other DC-DC converters that possess fault-tolerant capabilities, as presented in Table V.




Fig. 12. Experimental setup of proposed converter topology.

VI. EXPERIMENTAL RESULTS

The proposed converter has been fabricated using the components detailed in Table VI, and the control logic was implemented with the LAUNCHXL-F28379D processor. Fig. 12 shows the experimental setup for the converter. Tests were conducted to evaluate its performance under normal and fault conditions.

TABLE VI
SPECIFICATIONS OF CONVERTER

Component	Rating/Value
Input voltage	30 V
Inductor	0.5 mH
Capacitor C_{1-2} , C_{3-5}	50 μ F, 100 μ F
Load	400 Ω
PID Controller Coefficients	$K_P=0.008$, $K_I=2.5$ $K_D=1.5 \times 10^{-6}$, $N_D=11000$
Switching Frequency	33 kHz
Switches	IRFP4668PbF
Diodes	STTH61W04S

A. Normal Operation:

During normal operation, the converter offers a high gain of $M = 13.5$ ($D = 0.34$) at an output power of 400 W at 400 V and 1 A, as shown in Fig. 13(a). The voltage across C_5 and C_4 is shown in Fig. 13(a) whose average values are 185.18 V and 214.81 V respectively. The voltage across C_3 , C_2 and C_1 is shown in Fig. 13(b) whose average values are 122.22 V, 92.59 V and 185.18 V respectively. Fig. 13(c) shows the voltage and current of L, whose average current value of inductor is 12.89 A. Fig. 13(d) shows the voltage stress across S_{w1} and S_{w2} whose peak value are 92.59 V and 92.59 V, which is less than the output voltage. Fig. 13(e) and Fig. 13(f) shows the voltage stress across D_1 , D_2 , D_3 , D_4 , D_5 , and D_6 , whose peak value are 185.18 V, 92.59 V, 92.59 V, 185.18 V, 185.18 V, and 185.18 V, respectively.

B. Closed Loop Operation

To evaluate the performance of the system under varying input conditions, an input voltage step-change experiment was carried out, in which the V_{in} transitions from 30 V to 50 V and 50 V to 30 V. The corresponding output voltage and current responses are shown in Fig. 14(a). Furthermore, to assess the converter resilience against load variations, a load step-change experiment was carried out. In this test, the output power of the converter alternates between 400 W and 200 W, ensuring a stable V_o of 400 V throughout the process. As expected, the output current at 200 W is observed to be precisely half of that at 400 W. The experimental results for this test are shown in Fig. 14(b).

C. Fault Operation

During switch-1 fault operation converter offers a high gain of $M = 13.5$ ($D = 0.85$) at an output power of 400 W at 400 V and 1 A, as shown in Fig. 15(a). The voltage across C_5 and C_4 is shown in Fig. 15(a) whose average values are 214 V and 186 V respectively. The voltage across C_3 , and C_1 is shown in Fig. 15(b) whose average values are 186 V and 29 V respectively. Fig. 15(c) shows the voltage and current of L whose average current values is 13.33 A and voltage stress across S_{w2} whose peak value is 186 V. Fig. 15(d) shows the S_{w1} and S_{w2} currents whose Rms value are 0 A and 10.24 A respectively. Fig. 15(e) and Fig. 15(f) shows the voltage stress across D_1 , D_2 , D_4 , D_5 , and D_6 whose peak value are 186 V, 186 V, 186 V, 186 V, and 186 V, respectively. The fault dynamic behavior in open-loop operation of converter during S_{w1} fault is shown in Fig. 16(a) and Fig. 16(b) at $D=0.34$. Fig. 16(a) shows the fault dynamics across output voltage, output current, and input current. Fig. 16(b) shows the fault dynamics across switch voltages.

Similarly switch-2 fault operation converter offers a high gain of $M = 13.5$ ($D = 0.85$) at an output of 400 W at 400 V, as shown in Fig. 17(a). The voltage across capacitors (C_5 and C_4) is shown in Fig. 17(a) whose average values are 214 V and 186 V respectively. The voltage across C_3 , and C_1 is shown in Fig. 17(b) whose average values are 186 V and 29 V respectively. Fig. 17(c) shows the voltage and current of L whose average current values is 13.33 A and voltage stress across S_{w2} whose peak value is 186 V. Fig. 17(d) shows the S_{w1} and S_{w2} currents whose Rms value are 10.24 A and 0 A respectively. Fig. 17(e) and Fig. 17(f) shows the voltage stress across D_1 , D_3 , D_4 , D_5 , and D_6 whose peak value are 186 V, 186 V, 186 V, 186 V, and 186 V, respectively. The fault dynamic behavior in open-loop operation of converter during S_{w2} fault is shown in Fig. 18(a) and Fig. 18(b) at $D=0.34$. Fig. 18(a) shows the fault dynamics across output voltage, output current and input current. Fig. 18(b) shows the fault dynamics across switch voltages.

D. Closed Loop Fault Dynamic

The proposed converter fault-tolerant capability when S_{w1} is open circuit, and S_{w2} is ON is assessed in closed loop. Fig. 19(a) shows the fault dynamic behavior of the output voltage




Fig. 13. Experimental waveforms during normal operation (a). Output voltage & current and voltage across capacitor-5, 4 (b). Voltage across capacitor-3, 2, 1 (c). Inductor voltage and current (d). Voltage across switches (e). Voltage across diode-1, 2, 3 (f). Voltage across diode-4, 5, 6.




Fig. 14. Experimental waveforms during closed loop operation (a). Step change in input voltage (b). Step change in load.




Fig. 15. Experimental waveforms during switch-1 fault operation (a). Output voltage & current and voltage across capacitor-5, 4 (b). Voltage across capacitor-3, 1 (c). Inductor voltage and current and voltage across switch (d). Switch currents (e). Voltage across diode-1, 2 (f). Voltage across diode-4, 5, 6.




Fig. 16. Experimental waveforms during open loop fault dynamic of switch-1 fault (a). Output voltage, output current and input current (b). Voltage across switches.




Fig. 17. Experimental waveforms during switch-2 fault operation (a). Output voltage & current and voltage across capacitor-5, 4 (b). Voltage across capacitor-3, 1 (c). Inductor voltage and current and voltage across switch (d). Switch currents (e). Voltage across diode-1, 3 (f). Voltage across diode-4, 5, 6.




Fig. 18. Experimental waveforms during open loop fault dynamic of switch-2 fault (a). Output voltage, output current and input current (b). Voltage across switches.




Fig. 19. Experimental waveforms during closed loop fault dynamics (a). Output voltage and output current during switch S_{w1} fault (b). Output voltage and output current during switch S_{w2} fault.




Fig. 20. (a). Performance comparison of converter (b). Power loss distribution in the proposed converter.

and current. Similarly when S_{w2} is open circuit, and S_{w1} is ON is considered. Fig. 19(b) shows the fault dynamic behavior of the output voltage and current.

E. Efficiency Analysis

The efficiency is shown to exhibit dependency on the voltage gain. The theoretical power loss distribution of the converter thoroughly evaluated at a rated output power of 200 W and a high voltage gain ratio of $M = 13.5$.

Inductor Loss:

$$\begin{cases} P_{Loss,L} = r_L I_{Rms,L}^2 \\ P_{Loss,L} = 0.65 \text{ W} \end{cases} \quad (25)$$

Capacitor Loss:

$$\begin{cases} P_{Loss,C} = r_C I_{Rms,C}^2 \\ P_{Loss,C} = 2.01 \text{ W} \end{cases} \quad (26)$$

Diode Loss:

$$\begin{cases} P_{Loss,D} = P_{Forward\ drop,D} + P_{conduction,D} \\ = V_{FD} I_{Avg,D}^2 + r_D I_{Rms,D}^2 \\ P_{Loss,D} = 4.8 \text{ W} \end{cases} \quad (27)$$

Switch Loss:

$$\begin{cases} P_{Loss,sw} = P_{Turn-on\ and\ off} + P_{conduction} \\ = 0.5 F_s (t_r + t_f) I_{Avg} V_{DS} + r_{sw} I_{Rms}^2 \\ P_{Loss,sw} = 0.56 \text{ W} \end{cases} \quad (28)$$

The efficiency of the converter can be obtained as follows:

$$P_{Losses} = P_{(L)} + P_{(C)} + P_{(D)} + P_{(sw)} = 8.01 \text{ W} \quad (29)$$

Therefore, converter theoretical efficiency is $\eta_{converter} = 96.14\%$

Fig. 20(a) shows the efficiency of the proposed converter at different power levels during normal operation with a voltage gain of $M = 13.5$. The total experimental power losses are rigorously determined through thermal modeling analysis conducted within the PSIM software by modeling individual components of the converter. The experimental results indicate an efficiency of 95.4 % at a power output of 200 W during normal operation. Fig. 20(b) shows the distribution of power losses in the converter during normal operation, with a voltage gain of $M = 13.5$ and an output power of 200 W. From the analysis in Fig. 20(b), it is evident that most of the losses occur in the diodes, followed by the capacitors.

VII. CONCLUSION

This paper presents a comprehensive analysis of a high step-up dual-switch Luo non-isolated DC-DC converter to

achieve higher voltage gains at reduced duty cycles, common grounding, high efficiency, and capable of reconfiguring. The converter exhibits low-voltage stress during normal and fault conditions. The stability of the converter is evaluated using small-signal analysis. The converter has been designed, fabricated, and tested to achieve an output power of 400 W at an output voltage of 400 V by offering a peak efficiency of 95.4% (200 W) at a voltage gain of 13.5. Experimental results demonstrate the effectiveness of w.r.t. performance and reliability for critical load applications.

REFERENCES

- [1] A. Ansari and J. S. Moghani, "A novel high voltage gain noncoupled inductor SEPIC converter," *IEEE Trans. Ind. Electron.*, vol. 66, no. 9, pp. 7099-7108, Sep. 2019, doi: 10.1109/TIE.2018.2878127.
- [2] A. M. S. S. Andrade, T. M. K. Faistel, R. A. Guisso, and A. Toebe, "Hybrid high voltage gain transformerless DC-DC converter," *IEEE Trans. Ind. Electron.*, vol. 69, no. 3, pp. 2470-2479, Mar. 2022, doi: 10.1109/TIE.2021.3066939.
- [3] T. Jalilzadeh, N. Rostami, E. Babaei, and M. Maalandish, "Non-isolated topology for high step-up DC-DC converters," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 11, no. 1, pp. 1154-1168, Feb. 2023, doi: 10.1109/JESTPE.2018.2849096.
- [4] S. Gopinathan, V. S. Rao, and S. Kumaravel, "Family of non-isolated quadratic high gain DC-DC converters based on extended capacitor diode network for renewable energy source integration," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 5, pp. 6218-6230, Oct. 2022, doi: 10.1109/JESTPE.2022.3167283.
- [5] X. Wu, M. Yang, M. Zhou, Y. Zhang, and J. Fu, "A novel high gain DC-DC converter applied in fuel cell vehicles," *IEEE Trans. Veh. Technol.*, vol. 69, no. 11, pp. 12763-12774, Nov. 2020, doi: 10.1109/TVT.2020.3023545.
- [6] M. Veerachary and P. Kumar, "Analysis and design of quasi-Z-source equivalent DC-DC boost converters," *IEEE Trans. Ind. Appl.*, vol. 56, no. 6, pp. 6642-6656, Nov./Dec. 2020, doi: 10.1109/TIA.2020.3021372.
- [7] A. Mahmood, M. Zaid, S. Khan, M. D. Siddique, A. Iqbal, and Z. Sarwer, "A non-isolated quasi-Z-source-based high-gain DC-DC converter," *Int. J. Circuits Theor. Appl.*, vol. 50, no. 2, pp. 653-682, 2022, doi: <https://doi.org/10.1002/cta.3162>
- [8] M. M. Haji-Esmaeili, E. Babaei, and M. Sabahi, "High step-up quasi-Z source DC-DC converter," *IEEE Trans. Power Electron.*, vol. 33, no. 12, pp. 10563-10571, Dec. 2018, doi: 10.1109/TPEL.2018.2810884.
- [9] R. Rahimi, S. Habibi, M. Ferdowsi, and P. Shamsi, "Z-source-based high step-up DC-DC converters for photovoltaic applications," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 4, pp. 4783-4796, Aug. 2022, doi: 10.1109/JESTPE.2021.3131996.
- [10] M. Veerachary and P. Sen, "Charge-pump based enhanced gain quasi-Z-source equivalent DC-DC converter," in *Proc. IEEE Int. Conf. Power Electron. Drives Energy Syst. (PEDES)*, Jaipur, India, 2020, pp. 1-5, doi: 10.1109/PEDES49360.2020.9379654.
- [11] M. Veerachary and P. Sen, "Dual-switch enhanced gain boost DC-DC converters," *IEEE Trans. Ind. Appl.*, vol. 58, no. 4, pp. 4903-4913, Jul./Aug. 2022, doi: 10.1109/TIA.2022.3171533.
- [12] S. Miao, W. Liu, and J. Gao, "Single-inductor boost converter with ultrahigh step-up gain, lower switches voltage stress, continuous input current, and common grounded structure," *IEEE Trans. Power Electron.*, vol. 36, no. 7, pp. 7841-7852, Jul. 2021, doi: 10.1109/TPEL.2020.3047660.
- [13] M. K. Nguyen, T. D. Duong, and Y. C. Lim, "Switched-capacitor based dual-switch high-boost DC-DC converter," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 4181-4189, May 2018, <https://doi.org/10.1002/cta.2593>.
- [14] A. Kumar *et al.*, "A high voltage gain DC-DC converter with common grounding for fuel cell vehicle," *IEEE Trans. Veh. Technol.*, vol. 69, no. 8, pp. 8290-8304, Aug. 2020, doi: 10.1109/TVT.2020.2994618.
- [15] X. Zhu, K. Ye, K. Liu, and B. Zhang, "Nonisolated high step-up DC-DC converter with passive switched-inductor-capacitor network," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 6, pp. 6444-6456, Dec. 2022, doi: 10.1109/JESTPE.2021.3125403.
- [16] S. Habib *et al.*, "Contemporary trends in power electronics converters for charging solutions of electric vehicles," in *CSEE Journal of Power and Energy Systems*, vol. 6, no. 4, pp. 911-929, Dec. 2020, doi: 10.17775/CSEEJPES.2019.02700.
- [17] Banaei MR, Zoleikhaei A, Sani SG. Design and implementation of an interleaved switched-capacitor dc-dc converter for energy storage systems. *Journal of Power Technologies*, v. 99, no. 1, pp. 1-9, mar. 2019, <<https://papers.itsc.pw.edu.pl/index.php/JPT/article/view/1374>>.
- [18] H. Tarzami, F. P. Esmaeili, M. Fotuhi-Firuzabad, F. Tahami, S. Tohidi and P. Dehghanian, "Comprehensive Analytics for Reliability Evaluation of Conventional Isolated Multiswitch PWM DC-DC Converters," in *IEEE Transactions on Power Electronics*, vol. 35, no. 5, pp. 5254-5266, May 2020, doi: 10.1109/TPEL.2019.2944924.
- [19] Zhang, Wenping, Dehong Xu, Prasad N. Enjeti, Haijin Li, Joshua T. Hawke, and Harish S. Krishnamoorthy, "Survey on fault-tolerant techniques for power electronic converters", *IEEE Transactions on Power Electronics*, vol.29, no. 12, pp.6319-6331, Dec. 2014, doi: 10.1109/TPEL.2014.2304561.
- [20] P. Cheng, H. Kong, C. Wu and J. Ma, "Integrated Configuration and Control Strategy for PV Generation in Railway Traction Power Supply Systems," in *CSEE Journal of Power and Energy Systems*, vol. 8, no. 6, pp. 1603-1612, November 2022, doi: 10.17775/CSEEJPES.2020.03480.
- [21] Freire, N. M., & Cardoso, A. J. M. (2013). Fault-tolerant PMSG drive with reduced DC-link ratings for wind turbine applications. *IEEE Journal of Emerging and Selected Topics in Power Electronics*, 2, 26-34. March 2014, doi: 10.1109/JESTPE.2013.2295061.
- [22] E. Ribeiro, A. J. M. Cardoso and C. Boccaletti, "Open-Circuit Fault Diagnosis in Interleaved DC-DC Converters," in *IEEE Transactions on Power Electronics*, vol. 29, no. 6, pp. 3091-3102, June 2014, doi: 10.1109/TPEL.2013.2272381.
- [23] M. M. Haji-Esmaeili, M. Naseri, H. Khoun-Jahan and M. Abapour, "Fault-Tolerant and Reliable Structure for a Cascaded Quasi-Z-Source DC-DC Converter," in *IEEE Transactions on Power Electronics*, vol. 32, no. 8, pp. 6455-6467, Aug. 2017, doi: 10.1109/TPEL.2016.2621411.
- [24] J. L. Soon, D. D. -C. Lu, J. C. -H. Peng and W. Xiao, "Reconfigurable Non isolated DC-DC Converter with Fault-Tolerant Capability," in *IEEE Transactions on Power Electronics*, vol. 35, no. 9, pp. 8934-8943, Sept. 2020, doi: 10.1109/TPEL.2020.2971837.
- [25] E. Ribeiro, A. J. M. Cardoso and C. Boccaletti, "Fault-Tolerant Strategy for a Photovoltaic DC-DC Converter," in *IEEE Transactions on Power Electronics*, vol. 28, no. 6, pp. 3008-3018, June 2013, doi: 10.1109/TPEL.2012.2226059.
- [26] R. Stala, Z. Waradzyn, A. Penczek, A. Mondzik and A. Skala, "A Switched-Capacitor DC-DC Converter with Variable Number of Voltage Gains and Fault-Tolerant Operation," in *IEEE Transactions on Industrial Electronics*, vol. 66, no. 5, pp. 3435-3445, May 2019, doi: 10.1109/TIE.2018.2851962.
- [27] Guilbert, D., N' Diaye, A., Gaillard, A., & Djerdir, A. (2019). Reliability improvement of a floating interleaved DC/DC boost converter in a PV/fuel cell stand-alone power supply. *EPE Journal*, vol. 29, pp. 49-63, 2018, <https://doi.org/10.1080/09398368.2018.1505369>.
- [28] F. Mohammadi, H. Rastegar and M. Pichan, "High Efficient Design of a Reconfigurable Step-Up DC-DC Converter with Fault-Tolerant Capability," in *CSEE Journal of Power and Energy Systems*, vol. 11, no. 1, pp. 296-305, January 2025, doi: 10.17775/CSEEJPES.2022.04070.
- [29] K. Velmajala and S. R. Sandepudi, "High Step-up DC-DC Converter with Reconfiguration Capability," in *IEEE Latin America Transactions*, vol. 22, no. 11, pp. 971-982, Nov. 2024, doi: 10.1109/TLA.2024.10738345.
- [30] Binxin ZHU, Jiabin LIU, Yu LIU, Kaihong WANG, "Fault-tolerance wide voltage conversion gain DC/DC converter for more electric aircraft", *Chinese Journal of Aeronautics*, Vol. 36, no. 7, pp. 420-429, 2023, <https://doi.org/10.1016/j.cja.2023.03.051>.
- [31] Velmajala, K. and Sandepudi, S., "High Step-Up Interleaved DC-DC Converter With Fault-Tolerant Capability". *International Journal of Circuit Theory and Application*, Vol. 0, pp. 0-19, 2025, <https://doi.org/10.1002/cta.4473>.



Krishna Velmajala received the B.Tech. degree in Electrical and Electronic Engineering from Christu Jyoti Institute of Technology and Science (JNTUH), Warangal, India, in 2018, and the M.Tech. degree in Power Electronics and Drives from SR Engineering College (JNTUH), Warangal, India, in 2020. He is currently pursuing a Ph.D. degree in the Department of Electrical Engineering at the National Institute of Technology (NIT), Warangal, India. His research interests include power electronic converters and electric vehicles.



Srinivasa Rao Sandepudi (Senior Member, IEEE) received the B.Tech. degree in Electrical Engineering from Regional Engineering College (REC), Warangal, India, in 1992, and the M.Tech. degree in Power Electronics from Regional Engineering College (REC), Calicut, India, in 1994. He received the Ph.D. degree from the National Institute of Technology (NIT), Warangal, India, in 2007. Since 1996, he has been a Faculty Member with NIT, Warangal. His research interests include Renewable Energy System, Power Quality, Power Electronic

Converters, Induction Motor Drives, Uni-polar and Bi-polar DC Micro-grids, Digital Signal Processor Controlled Drives. He is a Life Fellow of Society of Power Engineers (SPE) India, Life Member of the System Society of India (SSI), Life Member of Indian Society for Technical Education (ISTE), Fellow in the Institution of Engineers (India), Member in International Association of Engineers (IAENG), and Member of Instrument Society of India (ISOI).