An Ultra High Gain Switched-Capacitor Boost DC-DC Converter with Reduced Ripple Current

M. F. Baba ^(D), A. V. Giridhar ^(D), *Senior Member, IEEE*, B. L. Narasimharaju ^(D), *Senior Member, IEEE*, and Harish S. Krishnamoorthy ^(D), *Senior Member, IEEE*

Abstract— An ultra high gain quadratic boost converter based on switched-capacitor is proposed in this article. The ultra high gain is achieved with a low duty ratio and a wide range of flexibility. The proposed converter provides significantly reduced device voltage stress and source current ripple. This article presents in detail discussion on the operating principle, continuous conduction mode (CCM) and, discontinuous conduction modes (DCM) and the parasitics effect on the output voltage and efficiency of the proposed converter. Also, the stated converter performance comparison with similar quadratic boost DC-DC converters is presented. The performance indices of the proposed converter are verified by a prototype of 400 V, 50 kHz, 200 W.

Link to graphical and video abstracts, and to code: https://latamt.ieeer9.org/index.php/transactions/article/view/9018

Index Terms— Low voltage stress, Nonisolated converter, Quadratic boost converter, Switched-capacitor, Ultrahigh step-up voltage gain.

I. INTRODUCTION

nited Nations Economic Commission for Latin America and the Caribbean in its 2030 agenda (7.1 and 7.2) urges for clean and reliable renewable energy resources technology to transform lives, economics and the planet. To suit this concern of renewable sources power conditioning a plethora of high step-up nonisolated DC-DC converter has been presented in [1], [2] in regard to attaining high voltage gain, power electronic interface to the grid, and micro source applications. Despite having duty ratio flexibility of wide range and high amplification, nonisolated converters have elevated switching intervals, which results in high switching losses and poor efficiency. The coupled inductors are often integrated to the nonisolated converters in which by adjusting the turns ratio high voltage gains are achieved. The flux leakage paths other than the core in the coupled inductor cause leakage inductance and the effect of this leakage inductance in terms of static voltage gain is loss of duty ratio.

The nonisolated DC-DC converters having high voltage

The associate editor coordinating the review of this manuscript and approving it for publication was Julio C. Rosas-Caro (*Corresponding author: M. F. Baba*).

M. F. Baba, A. V. Giridhar, and B. L. Narasimharaju are with the National Institute of Technology Warangal, Hanamkonda, Telangana, India (e-mails: mfbaba@student.nitw.ac.in, giridhar@nitw.ac.in, and blnraju@nitw.ac.in).

H. S. Krishnamoorthy is with University of Houston, Texas, USA (e-mail: hskrishn@uh.edu).

conversion ratio at low duty cycles, low input current ripple and are free from coupled inductors is the promising solution for the aforementioned constraints. A three-switching state split duty nonisolated DC-DC converter is proposed in [3]. Here, one additional switch is used to avoid long conducting intervals for the interleaved switches but still the output capacitor must support the load voltage profile for longer intervals. The converters in [4], [5] suggested an alternate approach to have high dc static gain at a low duty ratio. The inductor charging profile in [4] is improved with the aid of a dc source and capacitor (C_l) but the problems of high source current ripple and absence of common ground persist in the stated converter. The elevated ripple content can be reduced by having an inductor as stated in [5] at the input port. Although the converter in [5] has improved voltage gain at low duty ratio with moderate component count, the peak switch current stress is substantially higher.

The passive and active switched inductors (PSL and ASL) are integrated into a single converter [6] to form a hybrid switched inductor (HSL). Here symmetrical and asymmetrical HSL configurations are reported to attain high voltage gain. The converter in [7] used HSL arrangement with tri-switching states to enhance the voltage gain and to avoid extended duty intervals for the switches. The above stated two converters are having high component count and the number of devices acting in the forward path is significantly high. A Zeta derived converters with and without output inversion are proposed in [8]. Although these converters acquire significant voltage gain, the problem of discontinuity in the input current persists. In recent trends [9-12], modified SEPIC converters or integration of SEPIC converters to the existing DC-DC converters is gaining attraction with improved voltage gain and other performance indices. The converter in [9] used a capacitor (C_M) which is in the previous state charged by a boost converter to power the second inductor. Like the previous case, the converter in [10] is proposed but here the only difference is instead of a boost converter at the primary end an active switched-interleaved DC-DC converter is used. The converter in [9] has low voltage gain than that of the converter in [10], although it is having enhanced voltage gain lack of common ground overpowers all its merits. The improved SEPIC converters with diodecapacitor voltage lift arrangement [11] and with quadratic voltage gain are reported in and [12]. The converter in [12] synthesized by integrating SEPIC and conventional PSL

arrangement at front end to obtain quadratic voltage gain. The converter in [11] attains a noticeable voltage gain but its component count is high and the converter in [12] has a DC static gain of $\left(\frac{d}{(1-d)^2}; d=duty \ ratio\right)$, with a high number of inductors which makes the power density to be low.

The aforementioned discussion emphasizes that high dc static gain at moderate duty ratio as well as with low component count is only realizable with a quadratic boost converter. A switched-capacitor cell integrated quadratic boost converter is proposed in [13] in which voltage gain is enhanced with a diode-capacitor voltage lift arrangement. The shortfalls of the converter in [13] are high switch current stress and the absence of common ground.

In light of the aforementioned causes, a quadratic boost converter with the major contributions being low input current ripple with the aid of series inductor at the input and constituting of an absolute common ground is proposed in this article. The stated converter is suitable for the green energy micro source powered de microgrid application, in which low dc input voltage in the range of 12 V-48 V to be boosted in the range of 400 V, 600 V and 800 V. The proposed converter is also suitable for hybrid energy source powered EV vehicle, where in which the low dc voltage after rectification to be stepped up to the required voltage level at the inverter side.

The following are the crucial features of the proposed converter.

- Improved step-up gain at a modest duty ratio and with moderate component count
- Only one element (D_0) in the forward flow path
- Further to improve the step-up gain and lower the voltage stress on semiconducting elements, a basic capacitor voltage lift (*D*₃-*C*₃) is used.

The rest of the article is organized as; the topological key synthesis is reflected in section II, steady state operation, design of elements, parasitics effect and closed loop performance is reported in section III, section IV comprises of key comparison metrics, the experimental validation of performance indices is discussed in section V and finally the conclusive remarks are described in section VI.

II. TOPOLOGICAL DERIVATION

A three-stage cascade connection is used to derive the proposed topology i.e., boost stage 1, boost stage 2 and switched capacitor voltage lift stage as shown in Table I. The boost stage 1 and 2 loads are assumed to be R_{01} and R_{02} . Further in cascading these loads are replaced by respective capacitors (C_i) followed by their voltages (VMi). The third stage i.e., voltage lift stage can be integrated with in stage 1 and stage 2 because it uses internal switches of aforementioned stages in charging process. Here, capacitor C_2 posture in the final derived topology is altered in such a way that the total input current passes through the inductor L_1 as a result its ripple content is low.

III. STEADY STATE OPERATION AND ANALYSIS

The following analysis consists of the discussion on CCM, DCM, border conduction mode (BCM) and effect of element parasitics on output voltage, and efficiency of switched capacitor based quadratic boost DC-DC converter (SCQBC) converter as shown in Fig. 1.



Fig. 1. Proposed switched capacitor based quadratic boost converter topology.

A. CCM and DCM Operation:

The CCM operation comprises two modes i.e., mode 1 and 2 depending on the switching instants (t_0 and t_1) of S_1 and S_2 , and the key waveforms are as shown in Fig. 2.

Mode 1: The SCQBC converter mode 1 of operation is initiated at instant t_0 as shown in *Fig. 3*, when a gate pulse is applied to both switches. The applied voltage across inductor L_1 is V_i , that of inductor L_2 and capacitor C_3 is V_{C1} , $V_{C1}+V_{C2}$.

The reverse biased diode D_0 makes the load R_0 to be powered by capacitor C_0 . Hence, V_{L1} and V_{L2} are expressed as

$$V_{Ll} = V_i; V_{L2} = V_{Cl}$$
 (1)

Mode 2: This mode of operation is initiated upon the withdrawal of gate pulse for the two switches at instant t_1 . The inductor L_1 along with source V_i charges the capacitors C_1 . Since the diode D_0 is conducting, the two inductors along with the source and capacitor C_3 powers load R_0 as well as capacitor C_0 . The inductor voltage profile is expressed as

$$V_{L1} = V_i - V_{C1} ; V_{L2} = V_{C1} + V_{C3} - V_0$$
(2)

Using (1) and (2) for the inductors L_1 and L_2 volt-sec balance, the voltages of three capacitors are as follows

$$V_{CI} = \frac{V_i}{I - D}, \ V_{C2} = \frac{V_i}{(I - D)^2}; \ V_{C3} = \frac{V_i (2 - D)}{(I - D)^2}$$
 (3)

Using (1) to (3) the step-up voltage gain is as follows

$$G_{CCM}\left(\frac{V_0}{V_i}\right) = \frac{3 \cdot D}{\left(1 - D\right)^2} \tag{4}$$

The inductor L_2 peak current (I_{L2P}) for mode 1 and mode 2 is written as

$$\left(I_{L2p} \right)^{I} = \left(\frac{V_{CI}}{L_2} \right) DT_s$$

$$\left(I_{L2p} \right)^{II} = \left(\frac{V_0 \cdot V_{CI} \cdot V_{C3}}{L_2} \right) D_x T_s$$

$$(5)$$

At the instant t_i , the above-stated inductor peak currents are equal as shown in Fig. 4 (a).

$$(I_{L2p})^{I} = (I_{L2p})^{II}$$
(6)

Using (5) in (6), the duty ratio D_x is written as

$$D_x = \frac{D(1D)}{\left(\frac{V_0}{V_i}\right)(1-D)^2 - (3-2D)}$$
(7)

From Fig. 4 (b) in the mode 3 of DCM operation the load is powered by capacitor C_0 only, hence I_{C0} is represented as

$$I_{C0} = \left(\frac{l}{2} D_x \frac{I_{L2P}}{2}\right) - I_0 \tag{8}$$

 $v_{L2}/(1-D) T_s = V_{M1} - V_{M2}$

 $\rightarrow DT_s$

D

S,

S

D

 $\rightarrow V_{C3} = V_{M1} + V_{M2}$

 $(1-D)^2$

R

Using (5) and (7) in (8), and making the average value of I_{C0} in (8) zero to evaluate the DCM voltage gain

$$G_{DCM} = \frac{(3-2D) \pm \sqrt{(3-2D)^2 + (D(1-D))^2/\tau_L}}{2(1-D)^2}; \tau_L = \frac{L_2 f_s}{R_0}$$
(9)

TABLE I

SYNTHESIS OF PROPOSED SWITCHED CAPACITOR BASED QUADRATIC BOOST DC-DC CONVERTER (SCQBC)

Step	Methodology	Analysis		
1	Preferred voltage gain is restructured in single inductor converters (SIC) and voltage lift stage to create a cascade form	$V_0 = \frac{3 - D}{(1 - D)^2} V_i = \underbrace{\left\{\frac{l}{1 - D}\right\}}_{\substack{I \\ f_D(D)} \rightarrow SIC \text{ form}} \underbrace{\left\{\frac{3 - D}{I}\right\}}_{\substack{j_N(D) \\ I \rightarrow Voltage \text{ lift stage}}}$		
		$V_{MI} = \left(\frac{l}{1-D}\right) V_i \xleftarrow{Cascade \ Connection} V_{M2} = \left(\frac{l}{1-D}\right) V_{M1}$		
2	Individual stage voltage gains are decomposed to obtain volt-sec balance equations. There by inductor	$V_{i}(DT_{s}) + ((1-D)T_{s})(V_{i} - V_{M1}) = 0 \qquad V_{M1}(DT_{s}) + ((1-D)T_{s})(V_{M1} - V_{M2}) = 0 \qquad V_{12}(DT = V_{12})$		

 $\frac{v_{L1}/DT_s = V_i}{v_{L1}/(1-D) T_s = V_i - V_{M1}}$

 V_{L1}

D

V_{M1}+

 C_1

 S_1, S_3 and D_1

 D_0, D_2 and $S_2 \rightarrow (1-D)T$

3 Synthesize the equivalent sub-circuits of SIC's as represented in [14] and [15]

voltages are obtained in each switching sub interval of

- 4 Merge the individual SIC's voltage loops by considering the previous stage output as input next stage. Here the load $R_{0,I}$ is replaced by a capacitor C_I and the switches S'_a and S'_b are replaced by diodes.
- 5 Synthesize the voltage lift stage i.e., the final stage by considering V_{M1} and V_{M2} as the voltages across the respective capacitors in step-4.

6 Integrate all the individual sub-circuits to construct the overall cascade form. Here $R_{0,2}$ is replaced by a capacitor C_2 , and the positions of C_1 and D'_a are interchanged for better synthesis of the proposed topology. The switches and diodes in voltage lift stage are also optimized to get the same outcome as shown in step-5.

The proposed SCQBC converter



a

operation.



Fig. 2. Ideal operating waveforms of the SCQBC converter in one switching cycle (t_0-t_2) .



Fig. 3. Operating modes of SCQBC converter in continuous conduction mode.

Numerous crucial parameters are discussed in the aforementioned analysis i.e., capacitor voltage stresses, voltage gain in CCM and DCM operations. Furthermore, upon using KVL equations for mode 1 of operation the diode voltage stresses v_{D0} , v_{D1} and v_{D2} are primarily equal to $V_0+V_{C1}-V_{C3}$, V_{C1} and V_{C3} respectively. Similarly, from mode 2 of operation the semiconductor elements D_3 , S_1 and S_2 are at a voltage stress of V_{C3} , V_{C1} and V_0-V_{C3} . The DCM voltage gain which is obtained by (9) is experimentally validated in the section V of the manuscript.



Fig. 4. DCM operation of SCQBC converter (a) key waveforms (b) mode 3 of operation.

B. BCM Operation:

The boundary condition is a common trace between CCM and DCM operations at which respective voltage gains are equal. Using G_{CCM} and G_{DCM} or by equating the ripple current of inductors to twice their average values, the inductor time constants at the boundary are represented as



Fig. 5. SCQBC converter (a) boundary inductor time constant versus duty ratio (b) external characteristics.

1Z

Fig. 5 (a) depicts the plot of τ_{LB} concerning the variations in duty ratio (D).

By using (8), the critical load is expressed as

$$R_{0-cr} = \frac{4L_2 f_s}{D (l-D)^2} (3-D)$$
(11)

A dimensionless factor (δ) is used to represent the output current of SCQBC converter, which is expressed as follows

$$\delta = \frac{I_0 L_2 J_s}{V_i}$$

Using (10) in (8), the critical value of δ is expressed as

$$\delta_{cr} = \frac{D^2}{4(G(1-D)^2 - (3-2D))}$$
(12)

The external characteristics of the SCQBC converter for different duty ratios are given by (12) and as shown in Fig. 5 (b).



C. Effect of Element Parasitics: Fig. 6. Schematic representation of element parasitics in SCQBC converter.

The proposed converter semiconductor and energy storage elements are considered with the respective parasitic parameters i.e., the capacitors and inductors are now consists of equivalent series resistance (ESR), diodes have resembled with series connection of forward voltage drop and its internal resistance, and the switches are replaced with its onstate resistance as shown in Fig.6 for the following analysis in terms of output voltage and efficiency. A similar analysis as in the case of CCM operation is carried out for the inductors L_1 and L_2 voltages to evaluate the output voltage of SCQBC converter (with the same operating conditions that are considered for CCM operation) which is as follows

$$V_0 = \frac{V_i \left(\frac{3-D}{(I-D)^2}\right) - V_{DI} \left(\frac{3-D}{I-D}\right)}{1+a\left(\frac{r_{LI}}{R_0}\right) + b\left(\frac{r_S}{R_0}\right) + c\left(\frac{r_C + r_{DI}}{R_0}\right)}$$
(13)

Where

$$a=b=\frac{(3-D)^2}{(1-D)^4}$$
 $c=\frac{2D(3-D)}{(1-D)^3}$

The plot representing converter terminal voltage V_0 is shown in Fig. 7 (a) (at $V_i=20 V$), in which voltage V_0 tends to zero as the duty nears unity.

Using (13) the efficiency of SCQBC converter with element parasitics is evaluated as

$$\eta = \frac{l - \frac{v_{Dl}}{V_i} (l - D)}{l + \left(\frac{(3 - D)^2}{(l - D)^4}\right) \left(\left(\frac{r_{L1}}{R_0}\right) + \left(\frac{r_S}{R_0}\right)\right) + \left(\frac{2D (3 - D)}{(l - D)^3}\right) \left(\frac{r_C + r_{Dl}}{R_0}\right)}$$
(14)

The switching losses must be deducted from the above expression to include this portion of losses. The variation of efficiency, output power, versus duty ratio plots are shown in Fig.7 (b).



Fig. 7. SCQBC converter (a) V_{θ} versus D (b) 3-D plot of efficiency, power versus duty ratio with element parasitics.

D. Design Specifications:

The inductors are designed by keeping the ripple content between 20% to 40% of their average currents. The inductor L_2 is designed for an upper limit in the ripple current (40%) so that its size is effectively reduced. Similarly, the capacitors are designed to have a ripple content of less than 5% of their steady-state voltages.

The following expressions are design considerations for inductors and capacitors.

$$L_{1} \geq \frac{V_{i} D}{(0.2 I_{L1}) f_{s}}$$

$$L_{2} \geq \frac{V_{C1} D}{(0.4 I_{L2}) f_{s}}$$

$$(C_{X}) \geq \frac{I_{C10ff} D}{(0.05 V_{CX}) f_{s}}, X=1-3$$

$$C_{0} \geq \frac{I_{0} D}{(0.05 V_{0}) f_{s}}$$
(15)

Where

$$I_{L1} = \frac{I_o(3-D)}{(1-D)^2}, I_{L2} = \frac{2I_o}{1-D}, I_{Cloff} = I_{L1} - I_{L2}$$

E. Control Performance:



Fig. 8. Single loop voltage control scheme for SCQBC converter.

The proposed converter is designed with a system of single loop voltage control with feedback H(s) (=1) as shown in Fig. 8. It can be observed from the Fig. 8 that $G_P(s)$ represents the plant or the proposed converter preceding by a voltage controller $G_C(s)$ to obtain stable output voltage against perturbation in load current and source voltage. The control performance of SCQBC converter is evaluated by standard small signal modeling. The converter voltage variables are $v_i(t)$ and $v_0(t)$, the control variable is d(t), and the state variables for inductors (L_1 and L_2) and capacitors (C_1 , C_2 , and C_3) are $i_{L1}(t)$, $i_{L2}(t)$, $v_{c1}(t)$, $v_{c2}(t)$ and $v_{c3}(t)$ respectively.

The SCQBC converter state equations for the durations DTs and (1-D)Ts with the assumption of each capacitor has an ESR are written as

$$\begin{array}{c} \frac{di_{L1}(t)}{dt} \\ \frac{di_{L2}(t)}{dt} \\ \frac{di_{L2}(t)}{dt} \\ \frac{dv_{c1}(t)}{dt} \\ \frac{dv_{c2}(t)}{dt} \\ \frac{dv_{c2}(t)}{dt} \\ \frac{dv_{c2}(t)}{dt} \\ \frac{dv_{c2}(t)}{dt} \\ \frac{dv_{c3}(t)}{dt} \\ \frac{dv_{c3}(t)}{dt}$$

 $v_{c0}(t) = \begin{bmatrix} 0 & 0 & 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} i_{L1}(t) & i_{L2}(t) & v_{c1}(t) & v_{c2}(t) & v_{c3}(t) & v_{c0}(t) \end{bmatrix}^T$

Using (16) and (17), average state equation of the SCQBC converter is written as



Assuming small signal perturbations are applied to the converter and with the aid of steady-state and small signal variables the SCQBC converter small signal model is obtained as in (19).

The open loop duty to output voltage (V_0) transfer function of the proposed converter is expressed in (20) assuming the perturbations at the input side are zero.

The PI controller is used to acquire a stiff voltage V_0 concerning the aforementioned perturbances. The SCQBC converter open loop bode plot for (20) is as shown in Fig 9.



Fig. 9. Bode plot of SCQBC converter (open loop).

IV. PERFORMANCE COMPARISON

The performance comparison of similar quadratic boost topologies with the proposed converter in terms of voltage gain, normalized voltage stress, component count, and ripple content in the input current is presented in Table II. Fig. 10 (a) shows the voltage gain comparison, in which among all the converters only the converters in [23]-[25] performance is superior to SCQBC but these converters have an overall component count of 16 and 14 respectively, thereby making the energy storage element count high. The SCQBC converter attains an output voltage of 400 V operating at a duty ratio of 0.658 featuring a superior voltage gain of 20 whereas the converter in [17] is operating at a dc static gain near 14 and that of converter [16], [18] and [19] are operating at a voltage gain about 10-12. Among all the stated converters, the converters in [20], [21] are observed to be providing the least voltage gain of 8.5 for the aforementioned duty ratio. In order to bring the uniformity between the topologies chosen for comparison a parameter known as effectiveness index (EI) is selected such that it will indicate the voltage gain per component at the given duty ratio. Thus, effectively connecting the respective voltage gain with the overall component count. Though the converters in [24] and [25] are having high EI value of 2.2 at 0.658 duty ratio but the proposed SCQBC converter also has improved EI at 1.62 as shown in Fig. 10 (b), which concludes that the proposed converter is still in par with the aforementioned converters in terms of voltage gain and EI comparison.

(19)

	Topology	Voltage Gain	NDVS $(\sum V_D/V_0)$	NSVS $(\sum V_S/V_0)$	NTVS (NDVS+NSVS)	$\varDelta I_i$	S/C/L/D (Total)
	Ref [16]	$\frac{2-D}{(1-D)^2}$ $1+D$	1 3	1 1	2 4	Low	2/3/2/3 (10) 1/4/3/4
	Ref [17]	$\overline{(1-D)^2}$	$\frac{1}{I+D}$	$D = \frac{\overline{I+D}}{2G}$	<u>1+D</u>	Low	(12)
	Ref[18]	$\frac{2D}{(1-D)^2}$	<u></u>	$\frac{1}{2-D}$ $D=1-\frac{1}{2G}-\sqrt{\frac{1}{4G^{2}}+\frac{1}{G}}$	$\frac{1}{2-D}$	High	(10)
	Ref [19]	$\frac{l+D-D^2}{(l-D)^2}$	1	$\frac{2 - D}{1 + D - D^2}$ $D = \frac{(2G + 1) \cdot \sqrt{4G + 5}}{2(G + 5)}$	$\frac{3-D^2}{I+D-D^2}$	High	2/2/2/2 (8)
	Ref [20]	$\frac{1}{(1-D)^2}$	$\frac{1+2(1+\sqrt{G})}{G}$	$\frac{1+2(1+\sqrt{G})}{G}$	$\frac{2(1+2(1+\sqrt{G}))}{G}$	High	2/2/2/2 (8)
	Ref [21]	$\frac{1}{(1-D)^2}$	$2 - \frac{I}{G}$	1	$3 - \frac{1}{G}$	Low	1/2/2/3 (8) 1/6/2/6
	Ref [22]	$\frac{J^{-}D}{(1-D)^2}$	<u></u>	$D = \frac{\frac{1}{3-D}}{2G}$	$\frac{7-D}{3-D}$	High	(16)
	Ref [23]	$\frac{3}{(1-D)^2}$	$\frac{10-3D-2D^2}{3}$	$\frac{2}{3}$ $D=I-\frac{\sqrt{3}}{G}$	$\frac{12-3D-2D^2}{3}$	High	1/5/3/7 (16)
	Ref [24], [25]	$\frac{3+D}{(1-D)^2}$	$\frac{8-2D}{3+D}$	$D = \frac{\frac{2}{3+D}}{\frac{(2G+1)-\sqrt{16G+1}}{2G}}$	<u>10-2D</u> 3+D	Low	2/5/2/5 (14)
	SCQBC	$\frac{3-D}{(I-D)^2}$	<u>7-3D</u> <u>3-D</u>	$D = \frac{\frac{2-D}{3-D}}{2G}$	<u>9-4D</u> <u>3-D</u>	Low	2/4/2/4 (12)
$\left[\frac{d\hat{i}_{LI}(t)}{dt}\right]$	0 0	$\frac{-(1-d)}{L_1} \qquad 0$	0 0	$\begin{bmatrix} \hat{i}_{LI}(t) \\ \hline L_I \end{bmatrix} \begin{bmatrix} \frac{1}{L_I} \end{bmatrix} = \begin{bmatrix} 0 \end{bmatrix}$	$0 \qquad \frac{l}{L_I} \qquad 0$	0	$0 \qquad \left[\int_{I_{LI}}^{I_{LI}} \right]$
$\frac{d\hat{i}_{L2}(t)}{dt}$		$\frac{-(1-2d)}{L_2} \qquad \frac{(1-d)}{L_2}$	0 0	$\hat{i}_{L2}(t) = 0$	$0 \qquad \frac{2}{L_2} \qquad \frac{-1}{L_2}$	0	$0 \qquad I_{L2}$
$\frac{dv_{cl}(t)}{dt}$	$=$ $\frac{1-a}{C}$ $\frac{-1}{C}$ $\frac{1-a}{L-d}$	0 0 -d -1	0 0 -(1-2d) (1-d)	$\left\ \hat{v}_{cl}(t) \right\ _{+} \left\ \begin{array}{c} 0 \\ \hat{v}_{i}(t) + \end{array} \right\ _{-1}^{-1} \frac{1}{C}$	0 0 0	0 2	$\begin{array}{c c} 0 \\ \hline \\ -1 \end{array} \qquad \begin{bmatrix} V_{CI} \\ \hat{d}(t) \end{bmatrix}$
$\frac{dv_{c2}(t)}{dt}$ $d\hat{v}_{c3}(t)$	$0 \overline{C}$	$\begin{array}{ccc} \overline{Cr} & \overline{Cr} \\ d & -(1-2d) \end{array}$	$\begin{array}{c c} \hline Cr & \hline Cr \\ -1 & (1-d) \end{array}$	$\hat{v}_{c2}(t) = 0$	\overline{C} \overline{Cr} 0	\overline{Cr}	\overline{Cr} V_{C2} $-I$
$\frac{dt}{d\hat{v}_{c0}(t)}$		$\begin{array}{c c} \hline Cr & Cr \\ \hline 0 & (1-d) \end{array}$	$ \overline{Cr} \qquad \overline{Cr} \\ (1-d) \qquad -(1-(1-r)) $	$\underline{d} = \begin{bmatrix} \hat{v}_{c3}(t) \\ 0 \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \\ 0 \end{bmatrix}$	$\begin{array}{ccc} 0 & \overline{Cr} & \overline{Cr} \\ 0 & 0 & \underline{-1} \end{array}$	0 -1	$\frac{\overline{Cr}}{-l} + \left(\frac{R_0 + r}{r}\right) V_{C3}$
dt -	Ι[ΥΥΥ	$C_0 r$	$C_0 r$ $C_0 \overline{rR_0}$	$ \left[\hat{v}_{c\theta}(t) \right] \left[\begin{smallmatrix} 0 \\ 0 \end{smallmatrix} \right] $	$C_0 r$	$C_{0}r$	$R_0C_0 \upharpoonright (C_0 r \overline{R_0})] [V_{C0}]$

TABLE II
$COMPARISON \ OF \ SCQBC \ CONVERTER \ WITH \ OTHER \ QUADRATIC \ BOOST \ CONVERTERS \\$

$$\begin{pmatrix} \frac{\hat{v}_{0}(s)}{\hat{d}(s)} \\ \hat{v}_{i}(s) = 0 \end{pmatrix} = \frac{-4.983 \times 10^{56} \, s^{5} - 4.53 \times 10^{63} \, s^{4} - 9.224 \times 10^{69} \, s^{3} + 2.639 \times 10^{74} \, s^{2} - 1.785 \times 10^{78} \, s + 2.348 \times 10^{82}}{3.405 \times 10^{52} \, s^{6} + 3.212 \times 10^{59} \, s^{5} + 7.209 \times 10^{65} \, s^{4} + 4.543 \times 10^{67} \, s^{3} + 8.245 \times 10^{73} \, s^{2} + 9.772 \times 10^{74} \, s + 1.802 \times 10^{79}}$$
⁽²⁰⁾





Fig. 10. Performance comparison of SCQBC converter with other quadratic boost DC-DC converters in terms of (a) voltage gain (G_{CCM}) (b) EI (c) NDVS (d) NSVS and (e) NTVS.

The semiconductor voltage stress is also one of the prominent features to evaluate the performance of any DC-DC converter. To understand the semiconductor voltage stress comparison, the particular type of the semiconducting element voltage stress are added and the cumulative is normalized with respect to the output voltage as expressed by the following NDVS, NSVS, and NTVS equations.

Normalized Diode Voltage Stress (NDVS)-	$V_{D1} + V_{D2} + \dots + V_{Dn}$	$\sum V_{Dx}$
Normalized Diode Voltage Stress (NDVS)-	V_0	V_0
Normalized Switch Voltage Stress (NSVS)-	$V_{S1} + V_{S2} + \dots + V_{Sn}$	$\sum V_{Sx}$
mulized Switch Vollage Stress (18885)-	V ₀	$\overline{V_0}$
Normalized Total Voltage Standing (N	VSVS)=NDVS+NSV	S ,

The NDVS of SCOBC converter is at 2.2 for a voltage gain of 20, which is observed to be moderate from Fig. 10 (c). Here in this aspect of NDVS, the converter in [20] performance is superior at an NDVS of 0.6 but the dc voltage gain attained is low. The converters in [18], [22] are having high NDVS thereby high diode voltage stress compared to all other converters. The succeeding parameter of discussion is NSVS and it is observed to be 0.57 for the SCQBC converter from Fig. 10 (d), this NSVS is lowest among all other converters. The converters in [17], [20] are having the same NSVS of 0.6, the converter in [17] has a voltage gain that is similarly comparable to the SCOBC converter, and for the converter in [20] source current ripple content is large. The NTVS of the stated SCQBC converter is observed to be 2.74 from Fig. 10 (e). Except for the converter in [20] remaining all converters NTVS is high, for which the voltage gain is very low (8.5), and hence its performance evaluation in this aspect is not relatable to the SCQBC converter. Although the NDVS and NSVS of the proposed converter are moderate but in the end the NTVS is substantially improved. This NTVS for the converters whose voltage gain is near the proposed converter is also crucial for comparison because it indicates the effective surface voltage stress of the converter. In this aspect, the converters in [21], [22] performances are not superior but the converters in [23]-[25] are having a NTVS which is closer to the stated SCQBC converter. The SCQBC converter is also having the features like moderate component count, low ripple content in input current and common ground for source and load, and minimum components in the forward path.

V. EXPERIMENTAL VALIDATION



Fig. 11. SCQBC converter (a) prototype of (b) Experimental setup.



Fig. 12. Simulated results for SCQBC converter (a) input and output voltages v_i and v_0 , load current i_0 (b) inductor voltages (v_{L1} and v_{L2}) and currents (i_{L1} and i_{L2}) (c) switch voltages (v_{S1} and v_{S2}) and currents (i_{S1} and i_{S2}) (d) diode voltages ($V_{D0}-V_{D3}$).



Fig. 13. SCQBC converter experimental validation (a) input and output voltages v_i - v_{0_i} load current i_0 (b) inductor voltages $(v_{LI}$ - $v_{L2})$ and currents $(i_{LI}$ - $i_{L2})$ (c) switch voltages $(v_{SI}$ and $v_{S2})$ and currents $(i_{SI}$ - $i_{S2})$ (d) diode voltages $(V_{D0}$ - $V_{D3})$ (e) capacitor Voltages $(V_{CI}$ - $V_{C3})$ and (f) DCM operation.



Fig. 14. Closed loop performance of SCQBC (a) stepped V_i (b) stepped load; and (c) diode D_3 and switch S_i currents.

The simulated and experimental validation of the proposed SCQBC converter performance indices for a power rating of 200 W is shown in Fig. 11, with the prototype specifications as in Table III. All the simulated results from i.e., Fig. 12 (a), (b), (c) and (d) are in good accord with the ideal operating waveforms and the following experimental studies. The proposed converter attains an output voltage of 391 V at a load current of 489 mA for an applied voltage of 20 V as shown in Fig. 13 (a). The inductor voltages and currents are resembling their ideal wave shapes and are as shown in Fig. 13 (b). Since the entire input current passes through the inductor L_1 , its ripple content will be low. The input current of the SCQBC converter is observed to be 10.08 A, making the converter's operating efficiency 94.84%.

The blocking voltage of switch S_I is low and it is equal to the voltage stress of V_{CI} . The voltage stress on switch S_2 is greatly reduced and it is 43% of V_0 as shown in Fig. 13 (c). The diode D_I blocking voltage is equal to switch S_I , and that of diodes D_0 , D_2 , and D_3 are at a voltage of $\frac{(2-D)V_0}{3-D}$, making the diode operating voltage stress 15% and 57% of V_0 as shown in Fig. 13 (d). It is evident from the aforementioned discussion that diodes and switches peak voltage stresses are always less than V_0 . The capacitor voltage stresses (V_{CI} - V_{C3}) are as shown in Fig. 13 (e), in which as discussed earlier capacitors C_1 , C_2 , and C_3 are having a voltage stress of $\frac{V_0(1-D)}{(3-D)}$, $\frac{V_0}{(3-D)}$, and $\frac{V_0(2-D)}{(3-D)}$ i.e., the capacitors C_1 , C_2 and C_3 are at a voltage stress of 15%, 43% and 57% of output voltage. A case study of proposed SCQBC converter with L_1 =130 µH, L_2 =700 µH, Switching frequency (f_s)= 25 kHz, load (R_0)=1300 Ω at a duty ratio of 34% is carried out to validate DCM performance indices as shown in Fig. 13 (f). The voltage gain G_{DCM} for an applied input voltage of 20 V is observed to be '6', which is in good accord with its ideal value as derived from (9).

The open loop control to output transfer function [26-28] of the SCQBC converter preceded by a PI controller of $K_P=0.000015$ and $K_I=0.004$ acquired a stable output voltage against source voltage and load current perturbations. The control performance of the SCQBC converter for a stepped voltage V_i from 15 V- 20 V- 25 V at a stable V_0 of 400 V is shown in Fig. 14 (a). In addition to the step changes in input voltage, a 50% step change in load is also considered to verify the SCQBC control performance as shown in Fig. 14 (b) and Fig. 14 (c) validates the peak currents caused by switched capacitor structure in mode I. Moreover, the feasibility of the proposed SCQBC converter is also demonstrated for different loading conditions and key results are presented in the Fig. 15. The theoretical and experimental efficiency variation concerning to load power is as shown in Fig. 16 (a) and the power loss distribution wheel of various elements for experimental case is as shown in Fig. 16 (b).

TABLE III DESIGN SPECIFICATIONS

Specification	Rating	Simulation Details
Input voltage	20 V	
Output Voltage	400 V	
Power	200 W	
Inductors	<i>L</i> ₁ =130 μH, <i>L</i> ₂ =700 μH	
Capacitors	<i>C</i> ₀ =100 µF, <i>C</i> ₁ - <i>C</i> ₃ =22 µF	PSIM software Time Step 10E-7 sec
Diodes	<i>D</i> ₀ , <i>D</i> ₂ , <i>D</i> ₃ (STPSC10H065)	
	<i>D</i> ₁ (MBR10100)	
Switches	<i>S</i> ₁ (FDPF3860T)	
	S2 (STW28N65M2)	



Fig. 15. Performance of SCQBC converter for load disturbance (a) input and output voltages v_i and v_0 , load current i_0 at $3/4^{th}$ load (b) switch voltages (v_{SI} and v_{S2}) and currents (i_{S1} and i_{S2}) at 1/2 load and (c) inductor voltages (v_{L1} and v_{L2}) and currents (i_{L1} and i_{L2}) at 1/4th load.



Fig. 16. SCQBC converter (a) efficiency and (b) loss distribution among various elements.

VI. CONCLUSION A switched-capacitor-based quadratic boost converter is

presented in this article. The major contributions proposed SCQBC converter are low ripple content in the input current and retaining an absolute common ground with other features being ultrahigh step-up gain at a moderate duty cycle, low semiconductor voltage stress, and minimum components in the forward path. The operating principle of SCQBC converter with CCM and DCM analyses is presented in this article. The proposed converter performance indices comparison with other similar quadratic boost converters is also presented in this article. In view of the voltage gain and energy storage element count the conclusive remarks of performance comparison are that the proposed SCQBC converter possess improved effectiveness index and switch voltage stress profile. Furthermore, to demonstrate the feasibility of the SCQBC converter a scaled laboratory prototype of 200 W, 400 V, 50 kHz operating with a peak efficiency of 95.4% is developed. The proposed converter feasibility for its performance indices under DCM mode of operation is also demonstrated.

VII. APPENDIX

By applying the KCL and amp-sec balance principle for all the capacitors in SCQBC converter the steady state peak current stresses of the semiconductors are as presented in Table IV.

Apart from the mentioned peak currents in Table IV, additional currents are also practically exist because of the instantaneous voltage difference in the ripple voltages of various capacitors especially in the forward path of mode 1 operation. Prior to the switching instant there exist a difference of ripple voltage $\Delta v_c(0)$ among the capacitors of SC structure (C_1 - S_1 - C_2 - D_3 - C_3 - S_2) as shown in Fig. 1. Due to which semiconductors in this path experiences peak inrush currents, the analysis of aforesaid peak currents is as follows

$$\Delta v_{c}(0) = \frac{\Delta v_{c1}(0)}{2} + \frac{\Delta v_{c2}(0)}{2} - \frac{\Delta v_{c3}(0)}{2}$$
$$\Delta v_{c}(0) = \frac{l}{2C} \int_{DT_{S}}^{T_{S}} \overline{\{I_{C1-OFF}\}} + \overline{\{I_{C2-OFF}\}} - \overline{\{I_{C3-OFF}\}}$$

Further rearranging and simplifying, the $\Delta v_c(0)$ is expressed as

$$\Delta v_c(0) = \frac{l}{2Cf_s} \left(\frac{3-D}{l-D}\right) \frac{V_0}{R_0}$$
(21)

Assuming the overall SC structure ESR as R'

$$R = (3r_c + 2r_s + r_D)$$

Using (21) the additional instantaneous current that the switches $(S_1 \& S_2)$ and diode D_3 have to carry is expressed as

$$i_{D3}(0) = i_{s1,2}(0) = \frac{\Delta v_c(0)}{R'} = \frac{1}{2Cf_s} \left(\frac{3-D}{1-D}\right) \frac{v_0}{R_0} \times \frac{1}{(3r_c + 2r_s + r_D)}$$

TABLE IV
SEMICONDUCTOR ELEMENT PEAK CURRENT STRESS
$$\hat{I}_{SI} = \frac{(l+D)I_0}{D (l-D)^2}$$
$$\hat{I}_{S2} = \frac{(l+D)I_0}{D (l-D)}$$

$$\hat{I}_{DI} = \frac{(I+D)I_0}{(I-D)^2}$$
$$\hat{I}_{D0} = \hat{I}_{D2} = \frac{I_0}{(I-D)}$$
$$\hat{I}_{D3} = \frac{I_0}{D}$$

ACKNOWLEDGEMENTS

The authors express their gratitude to Mr. P. Ravi Teja for helping to conduct the additional experimentation required for the revised manuscript.

REFERENCES

- L. Schmitz, D. C. Martins and R. F. Coelho, "Generalized High Step-Up DC-DC Boost-Based Converter With Gain Cell," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 64, no. 2, pp. 480-493, Feb. 2017, doi: 10.1109/TCSI.2016.2603782.
- [2] W. Li and X. He, "Review of Nonisolated High-Step-Up DC/DC Converters in Photovoltaic Grid-Connected Applications," in *IEEE Transactions on Industrial Electronics*, vol. 58, no. 4, pp. 1239-1250, April 2011, doi: 10.1109/TIE.2010.2049715.
- [3] Baba, MF, Giridhar, AV and Narasimharaju, BL, "Nonisolated high gain hybrid switched-inductor DC-DC converter with common switch grounding" in *Int J Circ Theor Appl.* 2022, 50 (8), 2810-2828. doi:10.1002/cta.3295.
- [4] M. -K. Nguyen, T. -D. Duong and Y. -C. Lim, "Switched-Capacitor-Based Dual-Switch High-Boost DC–DC Converter," in *IEEE Transactions on Power Electronics*, vol. 33, no. 5, pp. 4181-4189, May 2018, doi: 10.1109/TPEL.2017.2719040.
- [5] S. Miao, W. Liu and J. Gao, "Single-Inductor Boost Converter With Ultrahigh Step-Up Gain, Lower Switches Voltage Stress, Continuous Input Current, and Common Grounded Structure," in *IEEE Transactions on Power Electronics*, vol. 36, no. 7, pp. 7841-7852, July 2021, doi: 10.1109/TPEL.2020.3047660.
- [6] Y. Tang, D. Fu, T. Wang and Z. Xu, "Hybrid Switched-Inductor Converters for High Step-Up Conversion," in *IEEE Transactions on Industrial Electronics*, vol. 62, no. 3, pp. 1480-1490, March 2015, doi: 10.1109/TIE.2014.2364797.
- [7] M. Samiullah, M. S. Bhaskar, M. Meraj, A. Iqbal, I. Ashraf and H. Komurcugil, "High Gain Switched-Inductor-Double-Leg Converter With Wide Duty Range for DC Microgrid," in *IEEE Transactions on Industrial Electronics*, vol. 68, no. 10, pp. 9561-9573, Oct. 2021, doi: 10.1109/TIE.2020.3028794.
- [8] E. H. Ismail, M. A. Al-Saffar, A. J. Sabzali and A. A. Fardoun, "A Family of Single-Switch PWM Converters With High Step-Up Conversion Ratio," in *IEEE Transactions on Circuits and Systems I:* Regular Papers, vol. 55, no. 4, pp. 1159-1171, May 2008, doi: 10.1109/TCSI.2008.916427.
- [9] R. Gules, W. M. dos Santos, F. A. dos Reis, E. F. R. Romaneli and A. A. Badin, "A Modified SEPIC Converter With High Static Gain for Renewable Applications," in *IEEE Transactions* on *Power Electronics*, vol. 29, no. 11, pp. 5860-5871, Nov. 2014, doi: 10.1109/TPEL.2013.2296053.
- [10] S. A. Ansari and J. S. Moghani, "A Novel High Voltage Gain Noncoupled Inductor SEPIC Converter," in IEEE Transactions on Industrial Electronics, vol. 66, no. 9, pp. 7099-7108, Sept. 2019, doi: 10.1109/TIE.2018.2878127.
- [11] S. Saravanan and N. R. Babu, "Design and Development of Single Switch High Step-Up DC-DC Converter," in IEEE

Journal of Emerging and Selected Topics in Power Electronics, vol. 6, no. 2, pp. 855-863, June 2018, doi: 10.1109/JESTPE.2017.2739819.

- [12] P. K. Maroti, S. Padmanaban, J. B. Holm-Nielsen, M. Sagar Bhaskar, M. Meraj and A. Iqbal, "A New Structure of High Voltage Gain SEPIC Converter for Renewable Energy Applications," in *IEEE Access*, vol. 7, pp. 89857-89868, 2019, doi: 10.1109/ACCESS.2019.2925564.
- Baba, MF, Giridhar, AV and Narasimharaju, BL, "Active switched-capacitor based ultra-voltage gain quadratic boost DC-DC converters" in *Int J Circ Theor Appl*, 2023, 51 (3): 1389-1416. doi:10.1002/cta.3453
- [14] T. S. Ambagahawaththa, D. Nayanasiri, A. Pasqual and Y. Li, "A Design Methodology to Synthesize First Degree Single-Path Hybrid DC–DC Converters," in IEEE Transactions on Power Electronics, vol. 37, no. 10, pp. 12336-12345, Oct. 2022, doi: 10.1109/TPEL.2022.3176201.
- [15] T. S. Ambagahawaththa, D. Nayanasiri, A. Pasqual and Y. Li, "Nonisolated DC–DC Power Converter Synthesis Using Low-Entropy Equations," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 10, no. 6, pp. 6457-6469, Dec. 2022, doi: 10.1109/JESTPE.2022.3152479.
- [16] V. Karthikeyan, S. Kumaravel and G. Gurukumar, "High Step-Up Gain DC–DC Converter With Switched Capacitor and Regenerative Boost Configuration for Solar PV Applications," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 66, no. 12, pp. 2022-2026, Dec. 2019, doi: 10.1109/TCSII.2019.2892144.
- [17] V. F. Pires, A. Cordeiro, D. Foito and J. F. Silva, "High Step-Up DC–DC Converter for Fuel Cell Vehicles Based on Merged Quadratic Boost–Ćuk," *in IEEE Transactions on Vehicular Technology*, vol. 68, no. 8, pp. 7521-7530, Aug. 2019, doi: 10.1109/TVT.2019.2921851.
- [18] G. G. Kumar, K. Sundaramoorthy, V. Karthikeyan and E. Babaei, "Switched Capacitor–Inductor Network Based Ultra-Gain DC–DC Converter Using Single Switch," in *IEEE Transactions on Industrial Electronics*, vol. 67, no. 12, pp. 10274-10283, Dec. 2020, doi: 10.1109/TIE.2019.2962406.
- [19] Y. Gu, Y. Chen, B. Zhang, D. Qiu and F. Xie, "High Step-Up DC–DC Converter With Active Switched LC-Network for Photovoltaic Systems," in *IEEE Transactions on Energy Conversion*, vol. 34, no. 1, pp. 321-329, March 2019, doi: 10.1109/TEC.2018.2876725.
- [20] Lopez-Santos, O., Mayo-Maldonado, J.C., Rosas-Caro, J.C., Valdez-Resendiz, J.E., Zambrano-Prada, D.A. and Ruiz-Martinez, O.F. (2020), "Quadratic boost converter with low-output-voltage ripple", in *IET Power Electronics*, 13, 1605-1612. https://doi.org/10.1049/ietpel.2019.0472.
- [21] M. Ashok Bhupathi Kumar and V. Krishnasamy, "Quadratic Boost Converter With Less Input Current Ripple and Rear-End Capacitor Voltage Stress for Renewable Energy Applications," in *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 10, no. 2, pp. 2265-2275, April 2022, doi: 10.1109/JESTPE.2021.3122354.
- [22] T. Rahimi, L. Ding, H. Gholizadeh, R. S. Shahrivar and R. Faraji, "An Ultra High Step-Up DC–DC Converter Based on the Boost, Luo, and Voltage Doubler Structure: Mathematical Expression, Simulation, and Experimental," in IEEE Access, vol. 9, pp. 132011-132024, 2021, doi: 10.1109/ACCESS.2021.3115259.
- [23] H. -D. Liu, A. S. Jana and C. -H. Lin, "An Improved High Gain Continuous Input Current Quadratic Boost Converter for Next-

Generation Sustainable Energy Application," in IEEE Transactions on Circuits and Systems II: Express Briefs, doi: 10.1109/TCSII.2022.3233555.

- [24] Y. Zhang, H. Liu, J. Li, M. Sumner and C. Xia, "DC–DC Boost Converter With a Wide Input Range and High Voltage Gain for Fuel Cell Vehicles," in IEEE Transactions on Power Electronics, vol. 34, no. 5, pp. 4100-4111, May 2019, doi: 10.1109/TPEL.2018.2858443.
- [25] S. Naresh, S. Peddapati and M. L. Alghaythi, "A Novel High Quadratic Gain Boost Converter for Fuel Cell Electric Vehicle Applications," in IEEE Journal of Emerging and Selected Topics in Industrial Electronics, vol. 4, no. 2, pp. 637-647, April 2023, doi: 10.1109/JESTIE.2023.3248449.
- [26] A. Singh, A. Kumar, X. Pan, S. K. Singh, X. Xiong and N. K. S. Naidu, "Quasi-Impedance-Source-Network-Based Nonisolated High-Step-Up DC–DC Converter," in *IEEE Transactions on Industry Applications*, vol. 57, no. 6, pp. 6405-6416, Nov.-Dec. 2021, doi: 10.1109/TIA.2021.3116124.
- [27] M. Veerachary and P. Sen, "Dual-Switch Enhanced Gain Boost DC–DC Converters," in *IEEE Transactions on Industry Applications*, vol. 58, no. 4, pp. 4903-4913, July-Aug. 2022, doi: 10.1109/TIA.2022.3171533.
- [28] S. V. K. Naresh, H. Shareef, B. Kumar and S. Peddapati, "Family of Capacitor-Diode Network Extended High Gain Quadratic Boost Converters for Microgrid Applications," in IEEE Transactions on Power Electronics, doi: 10.1109/TPEL.2024.3462855.



M. F. Baba was born in Andhrapradesh (A.P), India. He received B.Tech degree in Electrical Engineering from Sri Krishna Devaraya University, A.P in 2009; and M.Tech degree in Power Electronics and Electrical Drives from Jawaharlal Nehru Technological University, Telangana, India in 2014.

Presently, he is working towards his Ph.D degree in Natioanal Institute of Technology Warangal, Telangana, India. His research interests include switched mode power supplies, especially non-isolated dc-dc converters.



A. V. Giridhar (Senior Member, IEEE) received the Doctorate degree from IIT Madras in 2011. He joined the National Institute of Technology, Warangal, India, in 2012, where he is currently an Associate Professor with the Department of Electrical Engineering. His research area includes condition monitoring and

diagnosis of high voltage power apparatus, and switched mode power supplies.



B. L. Narasimharaju (Senior Member, IEEE) received the Doctorate degree from IIT Roorkee in 2012. He joined the National Institute of Technology, Warangal, India, in 2012, where he is currently a Professor with the Department of Electrical Engineering. His research area includes power

electronic converters, LED drivers and switched mode power supplies.



Harish S. Krishnamoorthy (Senior Member, IEEE) received the Doctorate degree from Texas A&M University in 2015. He joined the University of Houston, Houston, USA, in 2017, where he is currently an Associate Professor with the ECE Department. He is an Associate Editor for the *IEEE*

TRANSACTIONS ON POWER ELECTRONICS. His research area includes high density power converters, solid state transformers and switched mode power supplies.