




An Area-Aware Figure of Merit for Improved State-of-the-Art Comparison of Analog-to-Digital Converters

Mauricio Velazquez-Diaz , Victor R. Gonzalez-Diaz , *Senior Member, IEEE*, and Guillermo Espinosa Flores-Verdad 

Abstract—This paper introduces a new Figure-of-Merit (FoM) for Analog-to-Digital Converters (ADCs) that integrates silicon area alongside the traditional metrics of resolution, bandwidth, and power dissipation. As technology scaling and system-on-chip integration make area efficiency a critical design constraint, the established Walden and Schreier FoMs provide an incomplete comparison of state-of-the-art performance. The proposed Area-Aware FoM (FoM_A) enables a more integrated and equitable benchmarking by directly quantifying the trade-off between dynamic performance and physical implementation cost. The validity and utility of the FoM_A are demonstrated through a re-evaluation of 40 published ADCs, revealing significant shifts in architectural ranking and offering designers a more relevant metric for advanced technology nodes.

Link to graphical and video abstracts, and to code:
<https://latam.ieeeer9.org/index.php/transactions/article/view/10640>

Index Terms—Figure-of-Merit, Analog-to-Digital Converters, Area, Resolution, Bandwidth, Power dissipation.

I. INTRODUCTION

ANALOG-TO-DIGITAL CONVERTERS (ADCs) are critical components in modern communication, instrumentation, and mixed-signal processing systems. To objectively evaluate and compare their performance, the community has adopted Figures of Merit that encapsulate the fundamental trade-offs between resolution, speed, and power consumption. The two most widely used metrics are the Walden FoM (FoM_W) [1] and the Schreier FoM (FoM_S) [2], respectively defined as:

$$\text{FoM}_W = \frac{P}{2^{ENOB} \cdot f_s} \quad (1)$$

$$\text{FoM}_S = SNDR + 10 \log_{10} \left(\frac{BW}{P} \right) \quad (2)$$

where P is the power dissipation, $ENOB$ the effective number of bits, f_s the Nyquist sampling rate and $SNDR$ the signal-to-noise-and-distortion ratio. While the former

is predominantly used to benchmark low-power, moderate-bandwidth ADCs, the latter is favored for high-resolution converters such as $\Sigma\Delta$ modulators. However, both metrics share a fundamental limitation: they omit the silicon area occupied by the circuit, a parameter that has become critical in scaled CMOS technologies and highly integrated Systems-on-Chip (SoCs).

Extensions to these classic FoMs have been proposed to incorporate the integration area. Prior works, such as those surveyed by Jonsson [3], include “Class C” FoMs where area A multiplies power in the numerator (e.g., $(P \cdot A)/(2^{ENOB} \cdot f_s)$). Sauerbrey et al. [4] employed a similar metric ($F = (10^{(DR-1.78)/20} \cdot BW)/(P \cdot A)$) to evaluate very-low-voltage $\Sigma\Delta$ modulators. In the image sensor domain, Kwon and Murmann [5] introduced a FoM normalizing the $P \cdot A$ product with dynamic range and conversion time. Nevertheless, these approaches are inefficient for universal comparison; they either favor a specific ADC type or fail to capture a balanced correlation among the four key variables: resolution, bandwidth, power, and area. This introduces bias when comparing diverse architectures or implementations across different technology nodes.

The trend toward SoCs integrating multiple functions (sensors, processing, RF) demands analog and data converter blocks that optimize not only dynamic performance but also physical footprint. A FoM ignoring this parameter may favor designs with excellent power and speed figures but inefficient layouts, making them less attractive for large-scale integration. This limitation becomes particularly relevant in application-driven systems such as wearable sensors and non-invasive health-monitoring devices, where resolution, bandwidth, power consumption, and silicon area must be jointly optimized to enable compact, energy-efficient, and scalable implementations, as discussed in [6]. In such domestic and industrial applications, an appropriate FoM directly impacts integration density, battery lifetime, and overall cost, motivating the explicit inclusion of silicon area when benchmarking ADC architectures intended for highly integrated systems.

This work proposes a new Figure of Merit that incorporates silicon area in a balanced and well-founded manner, alongside resolution, bandwidth, and power. The resulting metric enables a fair and comprehensive comparison across ADC architectures – from SAR and pipeline to $\Sigma\Delta$ – regardless of whether they are optimized for high resolution or low power.

The associate editor coordinating the review of this manuscript and approving it for publication was Roberto S. Murphy (*Corresponding author: Victor Rodolfo Gonzalez-Diaz*).

This work was supported by Secretaría de Ciencia, Humanidades, Tecnología e Innovación (SECIHTI) México, through grant 970216

M. Velazquez-Diaz and G. E. Flores-Verdad are with the Instituto Nacional de Astrofísica, Óptica y Electrónica, Puebla, México (e-mails: mauriciovd@inaoep.mx, and gespino@inaoep.mx)

Victor Rodolfo Gonzalez-Diaz is with the Benemérita Universidad Autónoma de Puebla, México (e-mail: vicrodolfo.gonzalez@correo.buap.mx)

II. THE PROPOSED AREA-AWARE FIGURE OF MERIT

A. Noise-based Motivation: Resolution as Amplitude Precision

A fundamental way to quantify the resolution of an ADC is through the root-mean-square (RMS) error in amplitude. For an ideal N -bit uniform quantizer with full-scale range V_{FS} , the quantization step is [7]

$$\Delta = \frac{V_{FS}}{2^N} \quad (3)$$

Under the standard uniform quantization noise model, the quantization error is approximated as a white random variable uniformly distributed in $[-\Delta/2, \Delta/2]$, yielding an RMS value

$$\sigma_q = \frac{\Delta}{\sqrt{12}} = \frac{V_{FS}}{2^N \sqrt{12}} \quad (4)$$

In practice, non-idealities increase the error beyond the ideal quantization noise; therefore, it is customary to replace N by the effective number of bits ENOB, which captures the measured resolution. From (4), a natural *amplitude-precision* metric can be defined as the inverse of the RMS error

$$\Pi \triangleq \frac{1}{\sigma_e} \propto 2^{\text{ENOB}} \quad (5)$$

where σ_e denotes the effective RMS error (including quantization and non-ideal error contributions). Equation (5) provides a direct physical rationale for using 2^{ENOB} as a resolution factor: each additional effective bit halves the RMS error and thus increases amplitude precision proportionally to 2^{ENOB} .

B. Performance Rate: Combining precision and bandwidth

An ADC ultimately delivers *time-varying* information about an analog signal. For signals occupying bandwidth BW , a first-order measure of *delivered performance per unit time* is obtained by scaling amplitude precision by the characteristic signal rate. Thus, we define a precision-rate performance measure as

$$S \triangleq \Pi \cdot BW \propto 2^{\text{ENOB}} \cdot BW \quad (6)$$

This expression captures two essential and independent requirements: (i) *how accurately* the amplitude can be represented (precision, 2^{ENOB}) and (ii) *how fast* the relevant information evolves (bandwidth, BW).

C. Resource Efficiency with Area and Power

The practical implementation of an ADC incurs two dominant and complementary costs: energy consumption and silicon area. Power P quantifies the energy cost per unit time, while area A represents the physical cost (silicon budget) and directly impacts integration density, yield, and system-level scalability. Therefore, an efficiency metric that evaluates delivered precision-rate per consumed resources can be written as

$$\eta \triangleq \frac{S}{A \cdot P} = \frac{2^{\text{ENOB}} \cdot BW}{A \cdot P} \quad (7)$$

Finally, to obtain a logarithmic figure that is convenient for comparison across orders of magnitude, the proposed Area-Aware Figure of Merit is defined as

$$\text{FoM}_A = 10 \log_{10} \left(\frac{2^{\text{ENOB}} \cdot BW}{A \cdot P} \right) \quad (8)$$

D. Consistency with Classical FoMs (Walden and Schreier)

The proposed FoM_A can be related to classical FoMs to demonstrate consistency.

1) *Relation to Walden FoM*: The Walden FoM is typically expressed as Equation 1. Rearranging this equation yields

$$\frac{2^{\text{ENOB}} \cdot f_s}{P} = \frac{1}{\text{FoM}_W} \quad (9)$$

As is known, signal bandwidth is proportional to sampling frequency (e.g., Nyquist sampling $f_s \approx 2BW$ or more generally $BW \propto f_s$), then

$$\frac{2^{\text{ENOB}} \cdot BW}{P} \propto \frac{1}{\text{FoM}_W} \quad (10)$$

and the proposed metric becomes the inverse Walden efficiency *penalized by area*:

$$\frac{2^{\text{ENOB}} \cdot BW}{A \cdot P} \propto \frac{1}{A \cdot \text{FoM}_W} \quad (11)$$

Thus, FoM_A extends the Walden concept by explicitly incorporating silicon occupation as an additional system-level constraint.

2) *Relation to Schreier FoM*: The Schreier FoM is often written as Equation (2). Using the standard approximation $\text{SNDR} \approx 6.02 \text{ENOB} + 1.76$, the proposed FoM_A in (8) can be expanded as

$$\text{FoM}_A = 10 \log_{10} \left(\frac{BW}{P} \right) + 10 \log_{10} (2^{\text{ENOB}}) - 10 \log_{10} (A) \quad (12)$$

or equivalently

$$\text{FoM}_A = 10 \log_{10} \left(\frac{BW}{P} \right) + 3.01 \text{ENOB} - 10 \log_{10} (A) \quad (13)$$

This shows that FoM_A preserves the energy–bandwidth structure of Schreier but adds an explicit area penalty. In addition, the resolution term in FoM_A is tied to an amplitude-precision (inverse RMS error) viewpoint, which explains why it scales with 2^{ENOB} rather than $2^{2 \cdot \text{ENOB}}$ (which is more naturally associated with power-based ratios).

E. Comparison with Previous Works

To compare the proposed formulation with previously reported FoMs that consider area, the metric defined in Eq. 7 can be rewritten in the general form

$$\eta = \frac{\text{Performance}}{\text{Resource cost}} \quad (14)$$

If the expressions reported in [3], [4], and [5] are recast under this same framework:

The Jonsson formulation can be written as

$$\eta_{\text{Jonsson}} = \frac{1}{\text{FoM}_{\text{Jonsson}}} = \frac{2^{\text{ENOB}} \cdot f_s}{P \cdot A} \quad (15)$$

Since, for a broad class of ADCs, $f_s \propto BW$, it follows that

$$\eta_{\text{Jonsson}} \propto \frac{2^{\text{ENOB}} \cdot BW}{P \cdot A} \quad (16)$$




Fig. 1. Evolution of the proposed FoM with publication year, based on data from ISSCC and VLSI Symposium, highlighting long-term efficiency trends and recent saturation behavior.

The Sauerbrey expression is

$$\eta_{Sauerbrey} = FoM_{Sauerbrey} = \frac{10^{(DR-1.78)/20} \cdot BW}{P \cdot A} \quad (17)$$

Using the approximation $DR \approx 6.02 ENOB + 1.76$, is obtained

$$\eta_{Sauerbrey} = \frac{2^{ENOB} \cdot BW}{P \cdot A} \quad (18)$$

And finally, for Kwon-Murmann it has

$$\eta_{Kwon} = \frac{1}{FoM_{Kwon}} = \frac{10^{(DR-1.78)/20}}{P \cdot Ts \cdot A} \quad (19)$$

Knowing that $Ts = 1/f_s$ and the equivalencies that have already been presented for f_s and DR

$$\eta_{Kwon} \propto \frac{2^{ENOB} \cdot BW}{P \cdot A} \quad (20)$$

It can be observed that they converge to a form similar to the one proposed in this work. However, this comparison also makes the limitations of each prior formulation more evident. In Jonsson's case, the use of f_s instead of BW makes the metric inherently oriented toward Nyquist-rate ADCs. In addition, since the expression is inversely proportional to the FoM structure adopted in this work, it is more naturally interpreted as resource cost/performance, rather than as a direct efficiency metric.

In Sauerbrey's formulation, the use of DR instead of $SNDR$ (or, equivalently, $ENOB$) weakens the rigor of the resolution term. Furthermore, this formulation is more closely associated with $\Sigma\Delta$ converters operating under reduced dynamic range conditions.

Finally, the Kwon-Murmann expression again relies on f_s and DR , and is also defined in an inverse form with respect to the efficiency-oriented structure considered here.

Moreover, the proposed formulation is expressed on a logarithmic scale, which makes comparisons more suitable when variables span different orders of magnitude. This is particularly important when benchmarking ADCs of different types and targeting different applications.




Fig. 2. Relationship between the proposed FoM and ADC core area for recent designs, illustrating the impact of silicon footprint on overall efficiency.




Fig. 3. Proposed FoM as a function of ADC resolution (SNDR), showing the characteristic performance envelope and the trade-off between accuracy and resource cost.

F. Key Mathematical Properties (Validity Checks)

The proposed FoM_A in (8) satisfies basic desirability properties for a comparative metric:

- **Monotonicity:** FoM_A increases with higher $ENOB$ or BW , and decreases with higher P or A , reflecting the intended “higher is better” behavior.
- **Separability:** In logarithmic form, contributions from resolution, bandwidth, power, and area are additive, equation (12), enabling clear interpretation of trade-offs.

III. ANALYSIS AND COMPARISON WITH THE STATE-OF-THE-ART

The effectiveness and necessity of the proposed Figure of Merit are demonstrated through a statistical analysis of published ADC data spanning nearly three decades, as compiled from major integrated circuits conferences [8]. The FoM_A is evaluated against three fundamental axes: technological progression, physical implementation size, and achieved resolution. As shown in Fig. 1, the metric tracks the expected historical improvement in design efficiency with CMOS scaling, but also reveals a distinct plateau in recent years. Crucially, Fig. 2 validates the core premise of this work, demonstrating

a strong inverse correlation between the FoM_A and the active silicon area. This directly rewards area-efficient layouts and penalizes designs that achieve performance through brute-force sizing, a critical assessment for modern SoCs.

The most significant insight from the FoM_A is its balanced treatment of resolution. Fig. 3 plots the FoM_A against resolution (SNDR), revealing a curved performance envelope that peaks for converters with medium-to-high resolution (approximately 10-14 bits).

This characteristic diverges fundamentally from traditional FoMs, which exhibit monotonic bias (e.g., favoring either low-power or high-resolution designs). The declining envelope for very-high-resolution ADCs (>14 bits) indicates that the FoM_A correctly captures the substantial overhead—in area, power, or both—required to attain the last increments of accuracy. Consequently, the FoM_A promotes a fairer comparison by comprehensively accounting for the total cost of resources ($A \cdot P$) against the delivered performance ($2^{ENOB} \cdot BW$).

The proposed FoM is rigorously evaluated against the established Schreier FoM and Walden FoM metrics using a comprehensive dataset of state-of-the-art ADCs published between 2017 and 2025, as detailed in Table I. This comparative analysis reveals that the FoM_A introduces a critical recalibration of performance rankings by making the implicit cost of silicon area an explicit factor in the efficiency calculation.

Several designs exemplify how the FoM_A elevates architectures that achieve an exceptional balance across all four parameters. The SAR ADC in [17] (TCAS-II 2022) serves as a prime example. While its traditional FoMs are strong (FoM_W = 2.18 fJ/conv-step, FoM_S = 174.68 dB), its FoM_A of 232.47 dB is the highest in the survey. This results from its outstanding combination of a very low power (18.65 μW) and an extremely compact core area of 0.0013 mm², achieving 9.74-bit ENOB at 10 MS/s. Similarly, the SAR ADC in [25] (ISCAS 2023) and the pipeline ADC in [23] (TCAS-I 2023) achieve FoM_A values of 226.71 dB and 225.72 dB, respectively. Both designs combine medium-high resolution (~10 ENOB) with multi-MHz bandwidths while maintaining power consumption below 55 μW and areas under 0.0033 mm². The FoM_A uniquely identifies these works as leading in efficiency, a distinction obscured by their more modest traditional FoM rankings.

Conversely, the FoM_A provides a necessary and sobering counterpoint for high-performance designs that incur significant resource costs. For instance, the high-resolution ΣΔ modulator in [14] (JSSC 2021) achieves a top-tier FoM_S of 183.08 dB due to its 106.5 dB SNDR, but its FoM_A is a more moderate 194.64 dB. This reflects the substantial area (0.27 mm²) and power (440 μW) required to attain such dynamic range at a low bandwidth. An even starker contrast is presented by the high-speed, high-resolution design in [18] (ISSCC 2022). It boasts an impressive FoM_S of 184.24 dB but an FoM_A of only 191.43 dB, penalized by its high power (15 mW) and large area (0.783 mm²).

The FoM_A correctly contextualizes these designs as exceptional in a specific domain (resolution) but less optimal from a general resource-efficiency standpoint.

The FoM_A also proves effective in evaluating high-speed, medium-resolution converters prevalent in wireline applica-

tions. The pipeline ADC in [19] (VLSI 2022) operates at 1.1 GS/s with 10.43-bit ENOB, achieving a strong FoM_A of 207.77 dB due to its relatively compact area (0.084 mm²) for its speed class. In contrast, the flash ADC in [36] (ISSCC 2025), despite a groundbreaking 10 GS/s sampling rate and an excellent FoM_W of 22.04 fJ/conv-step, achieves a comparable FoM_A of 214.01 dB. While its area is minuscule (0.009 mm²), the FoM_A incorporates its high power (21.9 mW) and moderate resolution, offering a balanced assessment of its overall efficiency.

As indicated by the previous comparisons, FoM_A does not arbitrarily disrupt the trends established by Schreier and Walden FoMs, but rather refines them through a more implementation-aware ranking. From a rank-correlation viewpoint, the metric remains aligned with the general performance tendencies of classical FoMs; however, under controlled subgroup comparisons, it provides a clearer discrimination among designs with substantially different area and power penalties. At the same time, a consistent clustering by architecture is preserved, indicating that FoM_A sharpens the comparison within and across architectural classes instead of simply reordering them. From this extensive dataset, a clear performance stratification for the proposed FoM_A emerges. Designs achieving values between 190 dB and 210 dB represent good, competitive converters that exhibit a sound balance. Values exceeding 210 dB indicate outstanding, state-of-the-art designs that have efficiently balanced the four variables, exemplified by [17], [23], [25], and [45] (VLSI 2025, FoM_A = 220.01 dB). This practical scale provides researchers and designers with an immediately meaningful benchmark.

Fig. 4 provides a visual summary of the state-of-the-art comparison derived from Table I. The set of representative ADCs previously discussed is evaluated using both the conventional Schreier FoM and the proposed Area-Aware FoM. Beyond the overall metric values shown in Fig. 4a–b, further decomposes each FoM into its main contributing terms. For FoM_S, the decomposition highlights a strong dependence on resolution, which dominates the final score and therefore introduces an intrinsic advantage for higher-SNDR designs (Fig. 4c). In contrast, the proposed FoM_A exhibits a more balanced interplay among the four key variables—resolution, bandwidth/speed, power, and area—by explicitly incorporating the silicon footprint (Fig. 4d). As a result, the resolution-driven dominance is mitigated and the area term emerges as a major contributor, enabling a comparison that better reflects implementation efficiency and scalability in modern SoCs.

A major advantage of the proposed FoM_A is that it resolves comparison ambiguities that remain hidden when only classical metrics are used. This is evident in the pair of works [43] and [47]: although they rely on fundamentally different topologies, they report essentially identical Schreier and Walden FoMs, leaving no clear basis to identify which implementation is more optimized. By explicitly accounting for silicon footprint, FoM_A immediately breaks this tie and reveals [43] as the more efficient solution, achieving a higher score primarily because its integration area is nearly five times smaller than that of [47]. The same effect is observed for [33] versus [45]. Their Schreier and Walden figures are very

TABLE I

SUMMARY OF STATE-OF-THE-ART ADC, INCLUDING KEY PERFORMANCE PARAMETERS (SAMPLING FREQUENCY, BANDWIDTH, SNDR, ENOB), RESOURCE METRICS (POWER AND SILICON AREA), AND A DIRECT COMPARISON OF CONVENTIONAL FIGURES OF MERIT (SCHREIER AND WALDEN) WITH THE PROPOSED FoM_A

Ref.	F_s (MHz)	BW (MHz)	SNDR (dB)	ENOB (bit)	Power (μ W)	Area (mm ²)	FoM _S (dB)	FoM _W (fJ/conv)	FoM _A (dB)
JSSC 2017 [9]	11.29	0.02	103	16.82	1120	0.16	175.52	242.47	191.10
CICC 2019 [10]	10	5	57	9.18	24	0.0061	170.19	4.15	222.96
ISSCC 2020 [11]	8	0.024	99.4	16.22	134	0.28	181.93	36.59	196.88
Sensors 2020 [12]	0.01	0.000625	65	10.50	0.09	0.12	163.42	49.55	199.25
TCAS-II 2021 [13]	6	3	52.12	8.37	12.98	0.007	165.76	6.56	220.37
JSSC 2021 [14]	3.50	0.02	106.5	17.40	440	0.27	183.08	63.66	194.64
ISSCC 2021 [15]	6	0.024	100.6	16.42	116	0.07	183.76	27.59	204.13
ISCAS 2021 [16]	400	3.13	45.2	7.22	4550	0.011	133.57	4896.83	189.68
TCAS-II 2022 [17]	10	5	60.4	9.74	18.65	0.0013	174.68	2.18	232.47
ISSCC 2022 [18]	2	1	106.0	17.32	15000	0.783	184.24	45.98	191.43
VLSI 2022 [19]	1100	550	64.55	10.43	15100	0.084	170.16	9.95	207.77
ESSCIRC 2022 [20]	5.12	0.024	106.6	17.42	590	0.36	182.69	70.32	192.96
ISSCC 2022 [21]	5.8	0.02	105.4	17.22	203.5	0.0375	185.32	33.42	206.01
TCAS-II 2022 [22]	1000	500	41.37	6.58	9400	0.06	148.63	98.27	199.28
TCAS-I 2023 [23]	20	10	54.7	8.79	54	0.0022	167.38	6.08	225.72
ICICM 2023 [24]	70	35	46.2	7.38	553	0.0026	154.21	47.36	216.17
ISCAS 2023 [25]	10	5	62.2	10.04	34.06	0.0033	173.87	3.24	226.71
Microelec 2023 [26]	0.01	0.005	57.8	9.31	0.04	0.053	168.77	6.31	211.75
VLSI 2023 [27]	100	50	53.4	8.58	418	0.0072	164.18	10.94	218.03
ESSERC 2024 [28]	5	0.31	76	12.33	31.50	0.0045	175.97	9.77	220.56
APCCAS 2024 [29]	0.128	0.004	60.2	9.71	0.76	0.1476	157.40	114.06	194.73
ISSCC 2024 [30]	5	0.10	94.3	15.37	120	0.02	183.51	14.15	212.47
TCAS-II 2024 [31]	2.56	0.01	101.6	16.58	484	0.65	174.75	246.22	184.95
TCAS-II 2024 [32]	4	0.0039	108.7	17.76	385	0.34	178.76	221.73	188.22
BIOCAS 2025 [33]	0.005	0.0026	57.51	9.26	0.0097	0.158	171.80	3.03	210.18
Integration 2025 [34]	1	0.02	64	10.37	448	0.058	164.50	8460	180.08
TCAS-II 2025 [35]	0.512	0.008	60	9.67	14.90	0.129	147.30	1139.66	185.32
ISSCC 2025 [36]	10000	5000	41.7	6.63	21900	0.009	155.29	22.04	214.01
ISSCC 2025 [37]	2200	1100	45.8	7.32	6930	0.004	157.81	19.77	218.01
ISSCC 2025 [38]	1	0.004	99.6	16.25	12.20	0.029	184.76	19.53	209.46
ISSCC 2025 [39]	1000	500	68.2	11.04	15300	0.0219	173.34	7.28	214.96
ISSCC 2025 [40]	3000	1500	58.8	9.48	32500	0.04	165.44	15.22	209.14
ISSCC 2025 [41]	800	400	40.7	6.47	2890	0.0056	152.11	40.80	213.40
ISSCC 2025 [42]	350	80	70.1	11.35	4870	0.036	172.26	11.64	210.77
VLSI 2025 [43]	1	0.50	91.2	14.86	790	0.023	179.21	26.62	209.12
VLSI 2025 [44]	40	1.25	85.8	13.96	906	0.0035	177.20	22.74	217.98
VLSI 2025 [45]	85	42.50	61.2	9.87	284	0.014	172.95	3.56	220.01
VLSI 2025 [46]	16000	8000	35.3	5.57	19600	0.0139	151.41	25.76	211.45
VLSI 2025 [47]	80	0.25	91.2	14.86	392	0.11	179.25	26.42	202.36
VLSI 2025 [48]	2.56	0.01	86.7	14.11	11.80	0.10	175.98	33.38	201.76

close, making the comparison largely inconclusive; however, FoM_A clearly favors [45], indicating a more efficient overall trade-off rather than performance driven by a single dominant dimension. Finally, [25] and [39] exhibit similar Schreier FoM values, yet both Walden and FoM_A consistently favor [25], reflecting superior power efficiency together with a smaller implementation footprint.

Importantly, the purpose of a FoM is not to claim that one work is universally “better” than another—each design targets different specifications and applications.

Fig. 5 plots the proposed FoM_A for the ADCs listed in

Table I, annotated by the corresponding fabrication process (technology node). The purpose of this plot is to verify that FoM_A does not inherently depend on the technology node itself. In principle, one might expect that more advanced nodes would systematically yield higher FoM_A values due to scaling benefits; however, the results show that FoM_A primarily reflects architectural and implementation efficiency rather than process generation.

Interestingly, several of the highest FoM_A results are reported in 65-nm technologies. This does not imply that 65 nm is intrinsically superior to 28 nm; rather, it indicates that FoM_A




Fig. 4. Visual comparison of SoA ADCs using: a) Schreier FoM (FoM_S) for the representative works considered. b) Proposed Area-Aware FoM (FoM_A) for the same set of works. c) FoM_S contribution breakdown showing the relative weight of resolution, speed/bandwidth, and power. d) FoM_A contribution breakdown including the explicit area term, illustrating a more balanced contribution of resolution, speed/bandwidth, power, and area.

captures total implementation efficiency, which depends on the interaction between architecture, circuit style, and technology node. For analog-intensive ADCs, mature 65-nm processes often provide a highly favorable compromise among voltage headroom, intrinsic gain, passive-component quality, leakage behavior, matching, and design robustness, allowing optimized solutions with limited auxiliary overhead. By contrast, although 28-nm technologies offer clear benefits in integration density and digital assistance, they also impose reduced supply voltages, stronger device non-idealities, and, in many cases, additional calibration or support circuitry whose area and power costs are not negligible. This perspective is particularly relevant for the coming AI chips, where large numbers of embedded data converters must coexist under tight area and energy constraints. In such systems, a high FoM_A is not only an indicator of converter quality, but also of scalability toward dense mixed-signal integration. Therefore, beyond its use as a general benchmarking metric, FoM_A provides a practical reference for identifying ADC implementations that are better suited to the efficiency demands of future AI-

oriented hardware.

IV. CONCLUSION

This paper has introduced a new Area-Aware FoM for ADCs, defined as $FoM_A = 10 \log_{10}((2^{ENOB} \cdot BW) / (A \cdot P))$, which rectifies a critical omission in established benchmarking metrics by incorporating silicon area as a fundamental fourth parameter alongside resolution, bandwidth, and power. The proposed FoM provides a balanced, symmetric, and architecturally neutral efficiency metric that accurately reflects the total resource cost (power-area product) per unit of information throughput in modern integrated systems. Validation against a comprehensive set of state-of-the-art ADC implementations demonstrates that the FoM_A enables a more equitable and technology-relevant comparison, often reordering performance rankings by rewarding designs that achieve not only low power and high speed but also superior area efficiency. By completing the dimensionality of ADC




Fig. 5. FoM_A values for the ADCs in Table I, annotated by reported fabrication node, showing a clear trend in recent years toward the use of more advanced technology nodes, while maintaining a relatively stable FoM_A level.

assessment, this work provides designers and researchers with an indispensable tool for guiding architectural exploration and benchmarking in an era where silicon area is a primary constraint.

REFERENCES

- [1] R. H. Walden, "Analog-to-digital converter survey and analysis," *IEEE J.Sel. A. Commun.*, vol. 17, no. 4, p. 539–550, Apr. 1999. [Online]. Available: <https://doi.org/10.1109/49.761034>
- [2] S. Pavan, R. Schreier, and G. C. Temes, *Understanding Delta-Sigma Data Converters*. Wiley-IEEE Press, 2017. [Online]. Available: <https://ieeexplore.ieee.org/servlet/opac?bknnumber=5264508>
- [3] B. E. Jonsson, "Using figures-of-merit to evaluate measured a/d-converter performance," in *2011 International Workshop on ADC Modelling, Testing and Data Converter Analysis and Design*, 2011. [Online]. Available: <https://api.semanticscholar.org/CorpusID:4945437>
- [4] J. Sauerbrey, T. Tille, D. Schmitt-Landsiedel, and R. Thewes, "A 0.7v mosfet-only switched-opamp /spl sigma//spl delta/ modulator," in *2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)*, vol. 1, 2002, pp. 310–469 vol.1. [Online]. Available: <https://doi.org/10.1109/ISSCC.2002.993056>
- [5] M. Kwon and B. Murmann, "A new figure of merit equation for analog-to-digital converters in cmos image sensors," in *2018 IEEE International Symposium on Circuits and Systems (ISCAS)*, 2018, pp. 1–5. [Online]. Available: <https://doi.org/10.1109/ISCAS.2018.8351578>
- [6] U. Mohammad, M. A. Awan, A. Bermak, and F. Tang, "State-of-the-art light to digital converter circuits applicable in non-invasive health monitoring devices to combat covid-19 and other respiratory illnesses: A review," *IEEE Sensors Journal*, vol. 22, no. 10, pp. 9189–9197, 2022. [Online]. Available: <https://doi.org/10.1109/JSEN.2022.3164148>
- [7] M. J. Pelgrom, *Analog to Digital Conversion*. Stiphout, Netherlands: Springer, 2022. [Online]. Available: <https://doi.org/10.1007/978-3-030-90808-9>
- [8] B. Murmann, "ADC Performance Survey 1997-2025," [Online]. Available: <https://github.com/bmurmann/ADC-survey>
- [9] B. Gönen, F. Sebastiano, R. Quan, R. van Veldhoven, and K. A. A. Makinwa, "A dynamic zoom adc with 109-dB dr for audio applications," *IEEE Journal of Solid-State Circuits*, vol. 52, no. 6, pp. 1542–1550, 2017. [Online]. Available: <https://doi.org/10.1109/JSSC.2017.2669022>
- [10] P. Harpe, "A 0.0013mm² 10b 10ms/s sar adc with a 0.0048mm² 42db-rejection passive fir filter," in *2019 IEEE Custom Integrated Circuits Conference (CICC)*, 2019, pp. 1–4. [Online]. Available: <https://doi.org/10.1109/CICC.2019.8780319>
- [11] M. Jang, C. Lee, and Y. Chae, "9.2 a 134uW 24kHz-bw 103.5db-dr ct ds modulator with chopped negative-r and tri-level fir dac," in *2020 IEEE International Solid-State Circuits Conference - (ISSCC)*, 2020, pp. 1–3. [Online]. Available: <https://doi.org/10.1109/ISSCC19947.2020.9062904>
- [12] J. Hu, D. Li, M. Liu, and Z. Zhu, "A 10-ks/s 625-hz-bandwidth 65-dB snr second-order noise-shaping sar adc for biomedical sensor applications," *IEEE Sensors Journal*, vol. 20, no. 23, pp. 13 881–13 891, 2020. [Online]. Available: <https://doi.org/10.1109/JSEN.2019.2949641>
- [13] Y.-J. Jo, J. E. Kim, K.-H. Baek, and T. T.-H. Kim, "A 0.007 mm² 0.6 v 6 ms/s low-power double rail-to-rail sar adc in 65-nm cmos," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 68, no. 9, pp. 3088–3092, 2021. [Online]. Available: <https://doi.org/10.1109/TCSII.2021.3097126>
- [14] E. Eland, S. Karmakar, B. Gönen, R. van Veldhoven, and K. A. A. Makinwa, "A 440-uW, 109.8-dB dr, 106.5-dB snr discrete-time zoom adc with a 20-kHz bw," *IEEE Journal of Solid-State Circuits*, vol. 56, no. 4, pp. 1207–1215, 2021. [Online]. Available: <https://doi.org/10.1109/JSSC.2020.3044896>
- [15] C. Lo, J. Lee, Y. Lim, Y. Yoon, H. Hwang, J. Lee, M. Choi, M. Lee, S. Oh, and J. Lee, "10.1 a 116uW 104.4dB-dr 100.6dB-snr ct ds audio adc using tri-level current-steering dac with gate-leakage compensated off-transistor-based bias noise filter," in *2021 IEEE International Solid-State Circuits Conference (ISSCC)*, vol. 64, 2021, pp. 164–166. [Online]. Available: <https://doi.org/10.1109/ISSCC42613.2021.9365807>
- [16] Y. Kwon, B. Min, J. Lee, W. Lee, and S. Yang, "An 8.1 enob 10bit 400ms/s pipelined adc using sar and sub-ranging flash," in *2021 IEEE International Symposium on Circuits and Systems (ISCAS)*, 2021, pp. 1–5. [Online]. Available: <https://doi.org/10.1109/ISCAS51556.2021.9401263>
- [17] Y. Shen, H. Li, E. Cantatore, and P. Harpe, "A 2.2 fJ/conversion-step 9.74-enob 10 ms/s sar adc with 1.5xinput range," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 69, no. 9, pp. 3660–3664, 2022. [Online]. Available: <https://doi.org/10.1109/TCSII.2022.3181691>
- [18] J. Steensgaard, R. Reay, R. Perry, D. Thomas, G. Tu, and G. Reitsma, "A 24b 2ms/s sar adc with 0.03ppm inl and 106.3db dr in 180nm cmos," in *2022 IEEE International Solid-State Circuits Conference (ISSCC)*, vol. 65, 2022, pp. 168–170. [Online]. Available: <https://doi.org/10.1109/ISSCC42614.2022.9731652>
- [19] M. K. Adimulam and M. B. Srinivas, "A 12-bit, 1.1-gs/s, low-power flash adc," *IEEE Transactions on Very Large Scale Integration (VLSI)*

- Systems, vol. 30, no. 3, pp. 277–290, 2022. [Online]. Available: <https://doi.org/10.1109/TVLSI.2021.3138538>
- [20] S. Mehrotra, E. Eland, S. Karmakar, A. Liu, B. Gönen, M. Bolatkale, R. Van Veldhoven, and K. A. Makinwa, “A 590 uw, 106.6 db snr, 24 khz bw continuous-time zoom adc with a noise-shaping 4-bit sar adc,” in *ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)*, 2022, pp. 253–256. [Online]. Available: <https://doi.org/10.1109/ESSCIRC55480.2022.9911295>
- [21] C. Y. Lee and U.-K. Moon, “A 0.0375mm² 203.5uw 108.8db dr dt single-loop dsm audio adc using a single-ended ring-amplifier-based integrator in 180nm cmos,” in *2022 IEEE International Solid-State Circuits Conference (ISSCC)*, vol. 65, 2022, pp. 412–414. [Online]. Available: <https://doi.org/10.1109/ISSCC42614.2022.9731606>
- [22] H.-H. Chang, T.-C. Lin, and T.-C. Lee, “A single-channel 1-gs/s 7.48-enob parallel conversion pipelined sar adc with a varactor-based residue amplifier,” *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 69, no. 4, pp. 2021–2025, 2022. [Online]. Available: <https://doi.org/10.1109/TCSII.2022.3142099>
- [23] K. Pelzers, M. van der Struijk, and P. Harpe, “A 0.0022 mm² 10 bit 20 ms/s sar adc with passive single-ended-to-differential-converter,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 70, no. 1, pp. 29–39, 2023. [Online]. Available: <https://doi.org/10.1109/TCSI.2022.3203792>
- [24] X. Xu, Y. Shui, and A. Wang, “A 0.0025mm² 8-bit 70ms/s sar adc with a linearity-improved bootstrapped switch for computation in memory,” in *2023 8th International Conference on Integrated Circuits and Microsystems (ICICM)*, 2023, pp. 412–416. [Online]. Available: <https://doi.org/10.1109/ICICM59499.2023.10365851>
- [25] Y. Shen, H. Li, E. Cantatore, and P. Harpe, “A 0.0033 mm² 3.5 fj/conversion-step sar adc with 2x input range boosting,” in *2023 IEEE International Symposium on Circuits and Systems (ISCAS)*, 2023, pp. 1–5. [Online]. Available: <https://doi.org/10.1109/ISCAS46773.2023.10182072>
- [26] Z. Zhang, M. Cheng, Y. Yu, Q. Yu, K. Wu, and N. Ning, “A 0.053 mm² 10-bit 10-ks/s 40-nw sar adc with pseudo single ended switching procedure for bio-related applications,” *Microelectronics Journal*, vol. 139, p. 105868, 2023. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S0026269223001817>
- [27] Y.-H. Tsai and S.-I. Liu, “A 0.0072-mm² 10-bit 100-ms/s calibration-free sar adc using digital place-and-route tools in 40-nm cmos,” in *2023 International VLSI Symposium on Technology, Systems and Applications (VLSI-TSA/VLSI-DAT)*, 2023, pp. 1–4. [Online]. Available: <https://doi.org/10.1109/VLSI-TSA/VLSI-DAT57221.2023.10134074>
- [28] J. Cui, S. Ye, J. Gao, X. Xu, Y. Luan, J. Li, Z. Chen, Y. He, R. Huang, L. Ye, and L. Shen, “A 0.0045 mm² 31.5uw 312.5khz-bw 2nd-order noise-shaping sar adc with a dynamic-bulkswitching single-transistor amplifier,” in *2024 IEEE European Solid-State Electronics Research Conference (ESSERC)*, 2024, pp. 373–376. [Online]. Available: <https://doi.org/10.1109/ESSERC62670.2024.10719507>
- [29] J.-T. Lin, Y.-H. Liao, M. Akbari, and K.-T. Tang, “A 0.9 v adaptive sampling rate differential level crossing-sar adc for biomedical signal acquisition system,” in *2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)*, 2024, pp. 549–553. [Online]. Available: <https://doi.org/10.1109/APCCAS62602.2024.10808812>
- [30] K.-C. Cheng, S.-J. Chang, C.-C. Chen, and S.-H. Hung, “A 94.3-db snr 184-db foms 4th-order noise-shaping sar adc with dynamic-amplifier-assisted cascaded integrator,” *IEEE Solid-State Circuits Letters*, vol. 8, pp. 65–68, 2025. [Online]. Available: <https://doi.org/10.1109/LSSC.2025.3544649>
- [31] Y. Choi, W. Lee, S. Park, C. Kim, H. Jung, and C. Kim, “A 101.6-db-snr fully dynamic zoom adc using miller-compensated floating inverter amplifiers,” *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 71, no. 9, pp. 4141–4145, 2024. [Online]. Available: <https://doi.org/10.1109/TCSII.2024.3392909>
- [32] Q. Wu, S. Li, and Z. Hong, “A 114.5-db dr, 184.6-db fomdr discrete-time self-zoom adc,” *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 71, no. 9, pp. 4076–4080, 2024. [Online]. Available: <https://doi.org/10.1109/TCSII.2024.3388423>
- [33] K. Sun, J. Liu, F. Yan, H. Sun, Y. Zhang, Y. Ren, L. Huang, Y. Pi, W. Wu, and J. Guan, “A 9.68nw 57.51db snr sar adc with dual bypass windows based on non-binary split capacitors for biomedical applications,” *IEEE Transactions on Biomedical Circuits and Systems*, vol. 19, no. 6, pp. 1091–1104, 2025. [Online]. Available: <https://doi.org/10.1109/TBCAS.2025.3557241>
- [34] M. V. Díaz, V. R. Gonzalez-Díaz, G. De La Fuente-Cortes, G. E. Flores-Verdad, and R. S. Murphy-Arteaga, “An area-efficient 1st order noise shaping sar using c-2c ladder dac for biomedical applications,” *Integration*, vol. 107, p. 102598, 2026. [Online]. Available: <https://doi.org/10.1016/j.vlsi.2025.102598>
- [35] M. Tambussi, M. Grassi, G. Rocca, S. Valle, M. Grandi, E. Bonizzoni, and P. Malcovati, “A quasi-passive 78-db dr 14.9- uw noise-shaping sar a/d converter for audio activity detection applications,” *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 72, no. 12, pp. 1852–1856, 2025. [Online]. Available: <https://doi.org/10.1109/TCSII.2025.3590625>
- [36] Y. Tao, M. Zhan, M. Gu, X. He, Y. He, Z. Zhang, Y. Zhong, L. Jie, and N. Sun, “An 8b 10gs/s 2-channel time-interleaved pipelined adc with concurrent residue transfer and quantization, and automatic buffer power gating,” in *2025 IEEE International Solid-State Circuits Conference (ISSCC)*, vol. 68, 2025, pp. 440–442. [Online]. Available: <https://doi.org/10.1109/ISSCC49661.2025.10904751>
- [37] J. Zhong, M. Zhang, Y. Zhu, R. P. Martins, and C.-H. Chan, “24.3: A pvt-robust 2x interleaved 2.2gs/s adc with gated-cro-based quantizer shared across channels and steps achieving ζ 4.5ghz erbw,” in *2025 IEEE International Solid-State Circuits Conference (ISSCC)*, vol. 68, 2025, pp. 432–434. [Online]. Available: <https://doi.org/10.1109/ISSCC49661.2025.10904585>
- [38] Y. Luan, X. Xu, J. Gao, J. Cui, Z. Chen, S. Ye, R. Huang, and L. Shen, “18.2 a 12.2uw 99.6db-snr 184.8db-foms dt zoom ppd dsm with gain-embedded bootstrapped sampler,” in *2025 IEEE International Solid-State Circuits Conference (ISSCC)*, vol. 68, 2025, pp. 308–310. [Online]. Available: <https://doi.org/10.1109/ISSCC49661.2025.10904732>
- [39] Y. Cao, Y. Shen, S. Liu, H. Han, H. Liang, L. Dang, D. Li, R. Ding, and Z. Zhu, “24.2 a 14b 1gs/s single-channel pipelined adc with a parallel-operation sar sub-quantizer and a dynamic-deadzone ring amplifier,” in *2025 IEEE International Solid-State Circuits Conference (ISSCC)*, vol. 68, 2025, pp. 430–432. [Online]. Available: <https://doi.org/10.1109/ISSCC49661.2025.10904766>
- [40] M. Gu, Y. Zhong, L. Jie, and N. Sun, “24.1 a 12b 3gs/s pipelined adc with gated-lms-based piecewise-linear nonlinearity calibration,” *2025 IEEE International Solid-State Circuits Conference (ISSCC)*, vol. 68, pp. 1–3, 2025. [Online]. Available: <https://api.semanticscholar.org/CorpusID:276842044>
- [41] B. Veraverbeke and F. Tavernier, “18.8 a cryo-cmos 800ms/s 7b ci-sar with only 4ff input capacitance and 64db sfdr,” in *2025 IEEE International Solid-State Circuits Conference (ISSCC)*, vol. 68, 2025, pp. 1–3. [Online]. Available: <https://doi.org/10.1109/ISSCC49661.2025.10904533>
- [42] S. Huang, Z. Zhang, X. He, M. Gu, Y. Tao, Y. Zhong, N. Sun, and L. Jie, “A 70db snr 80mhz bw filter-embedded pipeline-sar adc achieving 172db foms with progressive conversion and floating-charge-transfer amplifier,” in *2025 IEEE International Solid-State Circuits Conference (ISSCC)*, vol. 68, 2025, pp. 318–320. [Online]. Available: <https://doi.org/10.1109/ISSCC49661.2025.10904746>
- [43] C. Xing, Y. Zhong, N. Sun, and L. Jie, “A 94.4db-snr 500khz-bw multi-rate mash 0-1-0 adc with easy-to-drive capacitive input and deadband-embedded gm-c loop filter,” in *2025 Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)*, 2025, pp. 1–3. [Online]. Available: <https://doi.org/10.23919/VLSITechnologyandCir65189.2025.11074988>
- [44] X. Wang, Z. Zhang, Y. Zhong, N. Sun, and L. Jie, “A 0.0035mm²286db-snr 1.25mhz-bw noise-shaping sar adc enabling kt/c noise shaping,” in *2025 Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)*, 2025, pp. 1–3. [Online]. Available: <https://doi.org/10.23919/VLSITechnologyandCir65189.2025.11075144>
- [45] R. Cents, H. S. Bindra, H. De Vree, and B. Nauta, “A 0.5-0.8v 10-85 ms/s 12-bit sar adc in 22nm fdsoi utilizing an inverter-based comparator architecture,” in *2025 Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)*, 2025, pp. 1–3. [Online]. Available: <https://doi.org/10.23919/VLSITechnologyandCir65189.2025.11074903>
- [46] H. Li, K. Zhang, L. Qi, S.-W. Sin, R. P. Martins, and M. Guo, “A pvt-robust 16GS/s \times TI time-domain adc with vernier-based multipath flash tdc achieving 25.7fj/c – s fom in 28nm cmos,” in *2025 Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)*, 2025, pp. 1–3. [Online]. Available: <https://doi.org/10.23919/VLSITechnologyandCir65189.2025.11074876>
- [47] J. Yoon and Y. Chae, “A 91.2db-snr 250khz-bw ct zoom adc achieving a 6-bit linear zoom-in with interstage lpf and 1.5-bit dac,” in *2025 Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)*, 2025, pp. 1–3. [Online]. Available: <https://doi.org/10.23919/VLSITechnologyandCir65189.2025.11075130>
- [48] S. Lee, J. Yoon, T. Jeon, D. Ahn, S. Yun, H. Y. Kim, J. Bae, and Y. Chae, “A 10khz-bw, 86.7db-snr, 176.8db-fom, lna-embedded ct $\Delta\Sigma$ adc for closed-loop neural recording,” in *2025 Symposium on VLSI Technology*

and Circuits (*VLSI Technology and Circuits*), 2025, pp. 1–3. [Online]. Available: <https://doi.org/10.23919/VLSITechnologyandCir65189.2025.11075123>



Mauricio Velazquez-Diaz received his B.Sc. degree in Electronic Engineering at the Autonomous University of Puebla, Mexico in 2019. He also received his M.Sc. degree in Electronic Circuit Design at National Institute of Astrophysics, Optics and Electronics (INAOE), Mexico in 2021. He is currently finishing his Ph.D. degree at INAOE. In 2024 he completed an Internship at Microelectronics Circuits Centre Ireland, Tyndal, in Ireland, and since 2025, he has been a research assistant. His research interests include Analog and Mixed Integrated Circuit

Design, Robust Design, ADC converters for specific applications and Cryo-CMOS systems.



Victor Rodolfo Gonzalez-Diaz (Senior Member, IEEE) received the M.Sc. and Ph.D. degrees from the National Institute of Astrophysics, Optics and Electronics (INAOE), Puebla, Mexico, in 2005 and 2009, respectively. He collaborated as a Postdoctoral Fellow with the Microsystems Laboratory, University of Pavia, Italy, from 2009 to 2010. He has been a full-time Professor with the Faculty of Electronics, BUAP, Puebla, since 2011. He is currently the Founder and the Head of the Circuits and Systems Characterization Laboratory, Faculty of Electronics.

His research interests include the design of analog and mixed-signal integrated circuits focusing on analog-to-digital converter design, frequency synthesizers, and micropower management circuits. He participates as an Associate Editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS.



Guillermo Espinosa Flores-Verdad obtained the M.Sc. degree from INAOE, Mexico, and the Ph.D. degree from Pavia University, Italy in 1983 and 1989. From 1990 to 1993 he worked in the Central Research and Development Department at SGS-THOMSON Microelectronics Corp., Italy, as head of the Analog Library Automation Group. In February 1993, he joined the Electronics Department at the National Institute of Astrophysics, Optics and Electronics (INAOE), Mexico as a Professor Researcher. He was with Freescale Semiconductor from 2005 to

2008 leading the Freescale Mexico Technology Center. Since 2008, he is, again, at INAOE Electronics Department as a Professor Researcher. His main research interests are in Analog and Mixed Integrated Circuit Design and CAD development for the automatic design, synthesis, analysis and layout of ICs.